<?xml version="1.0"?>
<?xml-stylesheet type="text/css" href="http://photon.eecs.umich.edu/wiki/skins/common/feed.css?303"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en">
		<id>http://photon.eecs.umich.edu/wiki/api.php?action=feedcontributions&amp;feedformat=atom&amp;user=MCKim</id>
		<title>EDA Glossary - User contributions [en]</title>
		<link rel="self" type="application/atom+xml" href="http://photon.eecs.umich.edu/wiki/api.php?action=feedcontributions&amp;feedformat=atom&amp;user=MCKim"/>
		<link rel="alternate" type="text/html" href="http://photon.eecs.umich.edu/wiki/index.php/Special:Contributions/MCKim"/>
		<updated>2026-06-03T23:19:03Z</updated>
		<subtitle>User contributions</subtitle>
		<generator>MediaWiki 1.21.1</generator>

	<entry>
		<id>http://photon.eecs.umich.edu/wiki/index.php/Korean</id>
		<title>Korean</title>
		<link rel="alternate" type="text/html" href="http://photon.eecs.umich.edu/wiki/index.php/Korean"/>
				<updated>2013-08-08T14:34:50Z</updated>
		
		<summary type="html">&lt;p&gt;MCKim: &lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;&lt;br /&gt;
Back to [[Glossary|Other Languages]]&lt;br /&gt;
= 반도체 물리적 설계 관련 용어사전 =&lt;br /&gt;
Naehyuck Chang 장래혁 &amp;lt;naehyuck(a)elpl.snu.ac.kr&amp;gt;, Younghyun Kim 김용현 &amp;lt;yhkim(a)elpl.snu.ac.kr&amp;gt;, Soonhoi Ha 하순회 &amp;lt;sha(a)snu.ac.kr&amp;gt;, Taewhan Kim 김태환 &amp;lt;tkim(a)ssl.snu.ac.kr&amp;gt;, Myung-Chul Kim 김명철  &amp;lt;mckima(a)umich.edu&amp;gt; &lt;br /&gt;
{| class=&amp;quot;wikitable sortable&amp;quot;&lt;br /&gt;
|-&lt;br /&gt;
! English terms !! 한국어 용어&lt;br /&gt;
|-&lt;br /&gt;
| acceptance criterion  || 인정 기준&lt;br /&gt;
|-&lt;br /&gt;
| actual arrival time (AAT) || 실제 도착시간&lt;br /&gt;
|-&lt;br /&gt;
| adjacent || 인접한&lt;br /&gt;
|-&lt;br /&gt;
| admissible function || 허용 함수&lt;br /&gt;
|-&lt;br /&gt;
| alignment || 정렬&lt;br /&gt;
|-&lt;br /&gt;
| aspect ratio || 형상비&lt;br /&gt;
|-&lt;br /&gt;
| ASIC (application-specific integrated circuit) || 주문형반도체&lt;br /&gt;
|-&lt;br /&gt;
| bidirectional || 양방향의&lt;br /&gt;
|-&lt;br /&gt;
| big-oh || 빅오&lt;br /&gt;
|-&lt;br /&gt;
| bipartite graph || 이분 그래프&lt;br /&gt;
|-&lt;br /&gt;
| bottleneck || 병목&lt;br /&gt;
|-&lt;br /&gt;
| bottom-up || 상향식&lt;br /&gt;
|-&lt;br /&gt;
| bounding box || 바운딩 박스&lt;br /&gt;
|-&lt;br /&gt;
| breadth-first search (BFS) || 넓이 우선 탐색&lt;br /&gt;
|-&lt;br /&gt;
| buffer insertion, buffering || 버퍼 삽임, 버퍼링&lt;br /&gt;
|-&lt;br /&gt;
| capacitive load || 정전 용량 부하&lt;br /&gt;
|-&lt;br /&gt;
| capacity || 정전 용량&lt;br /&gt;
|-&lt;br /&gt;
| capacitance (capacitive) shielding || 정전기 가리기&lt;br /&gt;
|-&lt;br /&gt;
| channel || 채널&lt;br /&gt;
|-&lt;br /&gt;
| chip die || 칩다이&lt;br /&gt;
|-&lt;br /&gt;
| clique || 크릭&lt;br /&gt;
|-&lt;br /&gt;
| clock cycle, period || 클락 사이클, 주기&lt;br /&gt;
|-&lt;br /&gt;
| clock tree || 클락 트리&lt;br /&gt;
|-&lt;br /&gt;
| clock skew || 클락 스큐&lt;br /&gt;
|-&lt;br /&gt;
| CMOS (complementary metal oxide semiconductor) || 상보형금속산화반도체&lt;br /&gt;
|-&lt;br /&gt;
| combinational circuit || 조합 회로&lt;br /&gt;
|- &lt;br /&gt;
| combinatorial optimization || 조합 최적화&lt;br /&gt;
|-&lt;br /&gt;
| communication ||  통신&lt;br /&gt;
|-&lt;br /&gt;
| conditioning number || 조건 수치&lt;br /&gt;
|-&lt;br /&gt;
| conductor || 도체&lt;br /&gt;
|-&lt;br /&gt;
| congestion || 밀집도&lt;br /&gt;
|-&lt;br /&gt;
| congestion-driven || 밀집도-주도의&lt;br /&gt;
|-&lt;br /&gt;
| conjugate gradients || 켤레 구배법&lt;br /&gt;
|-&lt;br /&gt;
| constraint || 제약조건&lt;br /&gt;
|-&lt;br /&gt;
| converter || 변환기&lt;br /&gt;
|-&lt;br /&gt;
| convex || 볼록&lt;br /&gt;
|-&lt;br /&gt;
| correction || 교정&lt;br /&gt;
|-&lt;br /&gt;
| coupling capacitance || 커플링 정전용량&lt;br /&gt;
|-&lt;br /&gt;
| critical ||  심각한, 임계&lt;br /&gt;
|-&lt;br /&gt;
| crosstalk noise || 누화 잡음&lt;br /&gt;
|-&lt;br /&gt;
| current || 전류&lt;br /&gt;
|-&lt;br /&gt;
| curve || 곡선&lt;br /&gt;
|-&lt;br /&gt;
| data point (in a data set) || 데이터 포인트 &lt;br /&gt;
|-&lt;br /&gt;
| delay budgeting || 지연시간 허용량&lt;br /&gt;
|-&lt;br /&gt;
| delay (fall delay / rise delay) || 지연시간 (신호 하강 지연시간 / 신호 상승 지연시간)&lt;br /&gt;
|-&lt;br /&gt;
| density || 밀도&lt;br /&gt;
|-&lt;br /&gt;
| depth-first search (DFS) || 깊이-우선 탐색&lt;br /&gt;
|-&lt;br /&gt;
| derivative || 미분&lt;br /&gt;
|-&lt;br /&gt;
| design flow || 설계 흐름&lt;br /&gt;
|-&lt;br /&gt;
| design productivity crisis || 설계 생산성 위기&lt;br /&gt;
|-&lt;br /&gt;
| design rule || 설계 규칙&lt;br /&gt;
|-&lt;br /&gt;
| diamond || 다이아몬드&lt;br /&gt;
|-&lt;br /&gt;
| die || 다이&lt;br /&gt;
|-&lt;br /&gt;
| digital || 디지털&lt;br /&gt;
|-&lt;br /&gt;
| directed graph || 방향성 그래프&lt;br /&gt;
|-&lt;br /&gt;
| distribution || 배분&lt;br /&gt;
|-&lt;br /&gt;
| detour || 우회&lt;br /&gt;
|-&lt;br /&gt;
| driver || 구동기&lt;br /&gt;
|-&lt;br /&gt;
| driven (sink, pin) ||  구동된&lt;br /&gt;
|-&lt;br /&gt;
| dogleg || 도그레그&lt;br /&gt;
|-&lt;br /&gt;
| downsizing || 크기 줄이기&lt;br /&gt;
|-&lt;br /&gt;
| downstream || 다운스트림&lt;br /&gt;
|-&lt;br /&gt;
| EDA (electronic design automation) || 전자설계 자동화&lt;br /&gt;
|-&lt;br /&gt;
| edge || 간선&lt;br /&gt;
|-&lt;br /&gt;
| embedding || 내포된&lt;br /&gt;
|-&lt;br /&gt;
| engine || 엔진&lt;br /&gt;
|-&lt;br /&gt;
| estimate || 예측하다&lt;br /&gt;
|-&lt;br /&gt;
| evenly || 균일하게&lt;br /&gt;
|-&lt;br /&gt;
| evidence || 증거&lt;br /&gt;
|-&lt;br /&gt;
| excessive || 과도한&lt;br /&gt;
|-&lt;br /&gt;
| exhaustive enumeration || 완결 열거&lt;br /&gt;
|-&lt;br /&gt;
| gain || 이익&lt;br /&gt;
|-&lt;br /&gt;
| gate || 게이트&lt;br /&gt;
|-&lt;br /&gt;
| gate array || 게이트 배열&lt;br /&gt;
|-&lt;br /&gt;
| gate sizing || 게이트 크기조절&lt;br /&gt;
|-&lt;br /&gt;
| ground || 접지&lt;br /&gt;
|-&lt;br /&gt;
| fab, fabrication || 팹, 제작&lt;br /&gt;
|-&lt;br /&gt;
| fake || 가짜의&lt;br /&gt;
|-&lt;br /&gt;
| fanin || 팬인&lt;br /&gt;
|-&lt;br /&gt;
| fanout || 팬아웃&lt;br /&gt;
|-&lt;br /&gt;
| feedthrough cell || 관통 셀&lt;br /&gt;
|-&lt;br /&gt;
| fixed die || 고정 다이&lt;br /&gt;
|-&lt;br /&gt;
| flip-flop || 플립플롭&lt;br /&gt;
|-&lt;br /&gt;
| floorplanning || 플로우플랜&lt;br /&gt;
|-&lt;br /&gt;
| floorplan sizing || 프로우플랜 크기조절&lt;br /&gt;
|-&lt;br /&gt;
| flow || 흐름&lt;br /&gt;
|-&lt;br /&gt;
| force-directed || 힘균형에 의한&lt;br /&gt;
|-&lt;br /&gt;
| FIFO (first-in first-out) || 선입선출&lt;br /&gt;
|-&lt;br /&gt;
| FPGA (field-programmable gate array), PLD (programmable logic device) || 필드 프로그래머블 게이트 어레이, 설계 가능 논리 소자&lt;br /&gt;
|-&lt;br /&gt;
| full-chip routing || 칩-전체 배선&lt;br /&gt;
|-&lt;br /&gt;
| grid || 격자&lt;br /&gt;
|-&lt;br /&gt;
| hard block || 하드 블록&lt;br /&gt;
|-&lt;br /&gt;
| hardware || 하드웨어&lt;br /&gt;
|-&lt;br /&gt;
| height || 높이&lt;br /&gt;
|-&lt;br /&gt;
| hill-climbing (an optimization approach) || 언덕오르기&lt;br /&gt;
|-&lt;br /&gt;
| hold constraints || 홀드 제약 조건&lt;br /&gt;
|-&lt;br /&gt;
| HPWL || 주위 둘레 반의 선 길이&lt;br /&gt;
|-&lt;br /&gt;
| IC layout || 집적회로 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| inaccuracy || 부정확&lt;br /&gt;
|-&lt;br /&gt;
| increase || 증가&lt;br /&gt;
|-&lt;br /&gt;
| intersect || 가로자르다&lt;br /&gt;
|-&lt;br /&gt;
| insulator || 절연체&lt;br /&gt;
|-&lt;br /&gt;
| interconnect || 연결선&lt;br /&gt;
|-&lt;br /&gt;
| intrinsic delay ||  고유 지연시간&lt;br /&gt;
|-&lt;br /&gt;
| ITRS (the International Technology Roadmap for Semiconductors) || 반도체의 국제 기술 로드맵&lt;br /&gt;
|-&lt;br /&gt;
| layer assignment (for a route) || 층 배정&lt;br /&gt;
|-&lt;br /&gt;
| layout optimizations || 레이아웃 최적화들&lt;br /&gt;
|-&lt;br /&gt;
| latch || 래치&lt;br /&gt;
|-&lt;br /&gt;
| layout || 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| leakage || 누설&lt;br /&gt;
|-&lt;br /&gt;
| length || 길이&lt;br /&gt;
|-&lt;br /&gt;
| light ||  경량의&lt;br /&gt;
|-&lt;br /&gt;
| lock || 잠금&lt;br /&gt;
|-&lt;br /&gt;
| longest path || 가장 긴 경로&lt;br /&gt;
|-&lt;br /&gt;
| lookup table || 참조표&lt;br /&gt;
|-&lt;br /&gt;
| loop || 순환&lt;br /&gt;
|-&lt;br /&gt;
| Manhattan distance, L1-distance || 맨해턴-기반 거리, L1-기반 거리&lt;br /&gt;
|-&lt;br /&gt;
| mask (photomask) || 마스크(포토마스크) &lt;br /&gt;
|-&lt;br /&gt;
| mask generation || 마스크 생성&lt;br /&gt;
|-&lt;br /&gt;
| matching || 매칭&lt;br /&gt;
|-&lt;br /&gt;
| merge || 합치다&lt;br /&gt;
|-&lt;br /&gt;
| mesh || 그물구조&lt;br /&gt;
|-&lt;br /&gt;
| method of means and medians || 평균과 중간값에 의한 방법&lt;br /&gt;
|-&lt;br /&gt;
| min-cut placement || 최소컷 배치&lt;br /&gt;
|-&lt;br /&gt;
| minimum least squares || 최소 &lt;br /&gt;
|-&lt;br /&gt;
| move-based optimization || 이주-기반 최적화&lt;br /&gt;
|-&lt;br /&gt;
| move gain || 이주 이익&lt;br /&gt;
|-&lt;br /&gt;
| multistage optimization || 다단계 최적화&lt;br /&gt;
|-&lt;br /&gt;
| negligible || 무시할 정도의&lt;br /&gt;
|-&lt;br /&gt;
| negotiated congestion routing || 협상된 밀집도 배선&lt;br /&gt;
|-&lt;br /&gt;
| netlist || 넷리스트&lt;br /&gt;
|-&lt;br /&gt;
| netlist restructuring || 넷리스트 재구성하기&lt;br /&gt;
|-&lt;br /&gt;
| network || 네트워크&lt;br /&gt;
|-&lt;br /&gt;
| noise || 잡음&lt;br /&gt;
|-&lt;br /&gt;
| nonintersecting routes || 교차하지 않는 경로&lt;br /&gt;
|-&lt;br /&gt;
| nonoverlapping blocks || 겹치지 않는 블록들&lt;br /&gt;
|-&lt;br /&gt;
| nonslicing floorplan || 비슬라이싱 플로어플랜&lt;br /&gt;
|-&lt;br /&gt;
| nonuniform || 불균일의&lt;br /&gt;
|-&lt;br /&gt;
| offset || 옵셋&lt;br /&gt;
|-&lt;br /&gt;
| ordering || 순서 정하기&lt;br /&gt;
|-&lt;br /&gt;
| overlap || 겹치다&lt;br /&gt;
|-&lt;br /&gt;
| over-the-cell routing || 셀 위로의 배선&lt;br /&gt;
|-&lt;br /&gt;
| pad || 패드&lt;br /&gt;
|-&lt;br /&gt;
| partial derivative || 부분 미분&lt;br /&gt;
|-&lt;br /&gt;
| pass (in algorithms) || 단계 (패스)&lt;br /&gt;
|-&lt;br /&gt;
| path ||  경로&lt;br /&gt;
|-&lt;br /&gt;
| pattern || 패턴&lt;br /&gt;
|-&lt;br /&gt;
| pattern routing || 패턴 배선&lt;br /&gt;
|-&lt;br /&gt;
| partition || 분할&lt;br /&gt;
|-&lt;br /&gt;
| PCB (printed circuit board) || 인쇄회로기판&lt;br /&gt;
|-&lt;br /&gt;
| performance constraints || 성능제약조건들&lt;br /&gt;
|-&lt;br /&gt;
| performance optimization || 수행능력 최적화, 성능 최적화&lt;br /&gt;
|-&lt;br /&gt;
| per-unit resistance (capacitance) || 단위 저항 (전하) (전하용량)&lt;br /&gt;
|-&lt;br /&gt;
| pin || 핀&lt;br /&gt;
|-&lt;br /&gt;
| pin assignment || 핀 배정&lt;br /&gt;
|-&lt;br /&gt;
| pin ordering || 핀 순서 정하기&lt;br /&gt;
|-&lt;br /&gt;
| placement || 배치&lt;br /&gt;
|-&lt;br /&gt;
| primary inputs (outputs) || 주요 입력들 (출력들)&lt;br /&gt;
|-&lt;br /&gt;
| pole ||  극, 폴&lt;br /&gt;
|-&lt;br /&gt;
| polygon || 다각형&lt;br /&gt;
|-&lt;br /&gt;
| power || 전력&lt;br /&gt;
|-&lt;br /&gt;
| power consumption || 전력 소비&lt;br /&gt;
|-&lt;br /&gt;
| power network || 전원 네트워크 &lt;br /&gt;
|-&lt;br /&gt;
| process variation || 공정 변이&lt;br /&gt;
|-&lt;br /&gt;
| proximity || 근접&lt;br /&gt;
|-&lt;br /&gt;
| queue || 큐&lt;br /&gt;
|-&lt;br /&gt;
| rectangle || 사각형&lt;br /&gt;
|-&lt;br /&gt;
| reduce || 줄이다&lt;br /&gt;
|-&lt;br /&gt;
| refinement (of a clustered graph) (different from partition refinement) || 세밀화&lt;br /&gt;
|-&lt;br /&gt;
| remove || 제거하다&lt;br /&gt;
|-&lt;br /&gt;
| restructuring || 재구성하기&lt;br /&gt;
|-&lt;br /&gt;
| repeater || 리피터&lt;br /&gt;
|-&lt;br /&gt;
| required arrival time (RAT) || 요구도착시간, 도착 요구시간&lt;br /&gt;
|-&lt;br /&gt;
| reset || 재설정, 리셋, 초기화&lt;br /&gt;
|-&lt;br /&gt;
| resistance || 저항&lt;br /&gt;
|-&lt;br /&gt;
| resolution enhancement technique (RET) || 해상도 향상 기법&lt;br /&gt;
|-&lt;br /&gt;
| rip-up and reroute || 해체후 재배선&lt;br /&gt;
|-&lt;br /&gt;
| routing || 배선&lt;br /&gt;
|-&lt;br /&gt;
| routing congestion || 배선 밀집도&lt;br /&gt;
|-&lt;br /&gt;
| routing pitch || 배선 피치&lt;br /&gt;
|-&lt;br /&gt;
| routing track || 배선 트랙&lt;br /&gt;
|-&lt;br /&gt;
| row-based layout || 행-기반 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| runtime || 수행시간&lt;br /&gt;
|-&lt;br /&gt;
| scale || 규모&lt;br /&gt;
|-&lt;br /&gt;
| schedule || 스케쥴&lt;br /&gt;
|-&lt;br /&gt;
| segment || 부분, 세그먼트, 분절&lt;br /&gt;
|-&lt;br /&gt;
| semiconductor wafer || 반도체 웨이퍼&lt;br /&gt;
|-&lt;br /&gt;
| sequential circuit || 순차회로&lt;br /&gt;
|-&lt;br /&gt;
| set || 집합&lt;br /&gt;
|-&lt;br /&gt;
| setup constraints || 셋업 제약조건&lt;br /&gt;
|-&lt;br /&gt;
| shallow || 얕은 &lt;br /&gt;
|-&lt;br /&gt;
| shape || 형태&lt;br /&gt;
|-&lt;br /&gt;
| short-circuit || 단락&lt;br /&gt;
|-&lt;br /&gt;
| shortest-path tree || 최단경로 트리&lt;br /&gt;
|-&lt;br /&gt;
| signal net || 신호 선&lt;br /&gt;
|-&lt;br /&gt;
| signal integrity || 신호 무결성&lt;br /&gt;
|-&lt;br /&gt;
| signoff || 사인오프&lt;br /&gt;
|-&lt;br /&gt;
| skew || 어긋남&lt;br /&gt;
|-&lt;br /&gt;
| slew rate || 증가속도&lt;br /&gt;
|-&lt;br /&gt;
| slicing floorplan || 슬라이싱 플로어플랜&lt;br /&gt;
|-&lt;br /&gt;
| simulated annealing || 모의 담금질&lt;br /&gt;
|-&lt;br /&gt;
| single-trunk tree || 단일-줄기 트리&lt;br /&gt;
|-&lt;br /&gt;
| sizing || 크기조정&lt;br /&gt;
|-&lt;br /&gt;
| snaking || 스네이킹&lt;br /&gt;
|-&lt;br /&gt;
| soft block || 소프트 블록&lt;br /&gt;
|-&lt;br /&gt;
| spanning tree || 스패닝 트리&lt;br /&gt;
|-&lt;br /&gt;
| sparse || 희박한&lt;br /&gt;
|-&lt;br /&gt;
| specific ||  특정의&lt;br /&gt;
|-&lt;br /&gt;
| square || 제곱, 사각형&lt;br /&gt;
|-&lt;br /&gt;
| stage || 단계&lt;br /&gt;
|-&lt;br /&gt;
| standard cell ||  표준셀&lt;br /&gt;
|-&lt;br /&gt;
| successive (over)relaxation || 연속적인 이완&lt;br /&gt;
|-&lt;br /&gt;
| switchbox || 스위치박스&lt;br /&gt;
|-&lt;br /&gt;
| tapeout (of a chip) || 테이프-아웃&lt;br /&gt;
|-&lt;br /&gt;
| target || 목표&lt;br /&gt;
|-&lt;br /&gt;
| technology node || 테크놀러지 노드&lt;br /&gt;
|-&lt;br /&gt;
| termination || 종료&lt;br /&gt;
|-&lt;br /&gt;
| thickness || 두께&lt;br /&gt;
|-&lt;br /&gt;
| timing slack || 타이밍 여유분&lt;br /&gt;
|-&lt;br /&gt;
| timing-driven placement/routing || 타이밍 주도의 배치/배선&lt;br /&gt;
|-&lt;br /&gt;
| top-down || 하향식&lt;br /&gt;
|-&lt;br /&gt;
| total length || 총 길이&lt;br /&gt;
|-&lt;br /&gt;
| tradeoff || 균형, 상반관계&lt;br /&gt;
|-&lt;br /&gt;
| transition time || 천이시간&lt;br /&gt;
|-&lt;br /&gt;
| traversal || 순회&lt;br /&gt;
|-&lt;br /&gt;
| trial placement/routing || 배치/배선 시도&lt;br /&gt;
|-&lt;br /&gt;
| try || 시도(하다)&lt;br /&gt;
|-&lt;br /&gt;
| uniform || 균일한&lt;br /&gt;
|-&lt;br /&gt;
| undirected graph || 무방향 그래프&lt;br /&gt;
|-&lt;br /&gt;
| unroll || 펼치다&lt;br /&gt;
|-&lt;br /&gt;
| update || 수정하다&lt;br /&gt;
|-&lt;br /&gt;
| upstream || 선행&lt;br /&gt;
|-&lt;br /&gt;
| variable die || 가변 다이&lt;br /&gt;
|-&lt;br /&gt;
| via || 비아&lt;br /&gt;
|-&lt;br /&gt;
| violation || 위반&lt;br /&gt;
|-&lt;br /&gt;
| voltage || 전압&lt;br /&gt;
|-&lt;br /&gt;
| wafer || 웨이퍼&lt;br /&gt;
|-&lt;br /&gt;
| width || 너비&lt;br /&gt;
|-&lt;br /&gt;
| VLSI (very-large system integration) || 초대규모집적회로&lt;br /&gt;
|-&lt;br /&gt;
| VDD || 양극 공급전압&lt;br /&gt;
|-&lt;br /&gt;
| VSS || VSS, 음극 공급전압, 그라운드&lt;br /&gt;
|-&lt;br /&gt;
| yield || 수율&lt;br /&gt;
|-&lt;br /&gt;
| ZSA (zero-slack algorithm) || 제로-슬랙 알고리즘&lt;br /&gt;
|-&lt;br /&gt;
| ZST (zero-skew tree) || 제로-스큐 트리&lt;br /&gt;
|}&lt;/div&gt;</summary>
		<author><name>MCKim</name></author>	</entry>

	<entry>
		<id>http://photon.eecs.umich.edu/wiki/index.php/Korean</id>
		<title>Korean</title>
		<link rel="alternate" type="text/html" href="http://photon.eecs.umich.edu/wiki/index.php/Korean"/>
				<updated>2013-08-08T14:34:38Z</updated>
		
		<summary type="html">&lt;p&gt;MCKim: &lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;&lt;br /&gt;
Back to [[Glossary|Other Languages]]&lt;br /&gt;
= 반도체 물리적 설계 관련 용어사전 =&lt;br /&gt;
Naehyuck Chang 장래혁 &amp;lt;naehyuck(a)elpl.snu.ac.kr&amp;gt;, Younghyun Kim 김용현 &amp;lt;yhkim(a)elpl.snu.ac.kr&amp;gt;, Soonhoi Ha 하순회 &amp;lt;sha(a)snu.ac.kr&amp;gt;, Taewhan Kim 김태환 &amp;lt;tkim(a)ssl.snu.ac.kr&amp;gt;, Myung-Chul Kim 김명철  &amp;lt;mckima(a)umich.edu&amp;gt;, &lt;br /&gt;
{| class=&amp;quot;wikitable sortable&amp;quot;&lt;br /&gt;
|-&lt;br /&gt;
! English terms !! 한국어 용어&lt;br /&gt;
|-&lt;br /&gt;
| acceptance criterion  || 인정 기준&lt;br /&gt;
|-&lt;br /&gt;
| actual arrival time (AAT) || 실제 도착시간&lt;br /&gt;
|-&lt;br /&gt;
| adjacent || 인접한&lt;br /&gt;
|-&lt;br /&gt;
| admissible function || 허용 함수&lt;br /&gt;
|-&lt;br /&gt;
| alignment || 정렬&lt;br /&gt;
|-&lt;br /&gt;
| aspect ratio || 형상비&lt;br /&gt;
|-&lt;br /&gt;
| ASIC (application-specific integrated circuit) || 주문형반도체&lt;br /&gt;
|-&lt;br /&gt;
| bidirectional || 양방향의&lt;br /&gt;
|-&lt;br /&gt;
| big-oh || 빅오&lt;br /&gt;
|-&lt;br /&gt;
| bipartite graph || 이분 그래프&lt;br /&gt;
|-&lt;br /&gt;
| bottleneck || 병목&lt;br /&gt;
|-&lt;br /&gt;
| bottom-up || 상향식&lt;br /&gt;
|-&lt;br /&gt;
| bounding box || 바운딩 박스&lt;br /&gt;
|-&lt;br /&gt;
| breadth-first search (BFS) || 넓이 우선 탐색&lt;br /&gt;
|-&lt;br /&gt;
| buffer insertion, buffering || 버퍼 삽임, 버퍼링&lt;br /&gt;
|-&lt;br /&gt;
| capacitive load || 정전 용량 부하&lt;br /&gt;
|-&lt;br /&gt;
| capacity || 정전 용량&lt;br /&gt;
|-&lt;br /&gt;
| capacitance (capacitive) shielding || 정전기 가리기&lt;br /&gt;
|-&lt;br /&gt;
| channel || 채널&lt;br /&gt;
|-&lt;br /&gt;
| chip die || 칩다이&lt;br /&gt;
|-&lt;br /&gt;
| clique || 크릭&lt;br /&gt;
|-&lt;br /&gt;
| clock cycle, period || 클락 사이클, 주기&lt;br /&gt;
|-&lt;br /&gt;
| clock tree || 클락 트리&lt;br /&gt;
|-&lt;br /&gt;
| clock skew || 클락 스큐&lt;br /&gt;
|-&lt;br /&gt;
| CMOS (complementary metal oxide semiconductor) || 상보형금속산화반도체&lt;br /&gt;
|-&lt;br /&gt;
| combinational circuit || 조합 회로&lt;br /&gt;
|- &lt;br /&gt;
| combinatorial optimization || 조합 최적화&lt;br /&gt;
|-&lt;br /&gt;
| communication ||  통신&lt;br /&gt;
|-&lt;br /&gt;
| conditioning number || 조건 수치&lt;br /&gt;
|-&lt;br /&gt;
| conductor || 도체&lt;br /&gt;
|-&lt;br /&gt;
| congestion || 밀집도&lt;br /&gt;
|-&lt;br /&gt;
| congestion-driven || 밀집도-주도의&lt;br /&gt;
|-&lt;br /&gt;
| conjugate gradients || 켤레 구배법&lt;br /&gt;
|-&lt;br /&gt;
| constraint || 제약조건&lt;br /&gt;
|-&lt;br /&gt;
| converter || 변환기&lt;br /&gt;
|-&lt;br /&gt;
| convex || 볼록&lt;br /&gt;
|-&lt;br /&gt;
| correction || 교정&lt;br /&gt;
|-&lt;br /&gt;
| coupling capacitance || 커플링 정전용량&lt;br /&gt;
|-&lt;br /&gt;
| critical ||  심각한, 임계&lt;br /&gt;
|-&lt;br /&gt;
| crosstalk noise || 누화 잡음&lt;br /&gt;
|-&lt;br /&gt;
| current || 전류&lt;br /&gt;
|-&lt;br /&gt;
| curve || 곡선&lt;br /&gt;
|-&lt;br /&gt;
| data point (in a data set) || 데이터 포인트 &lt;br /&gt;
|-&lt;br /&gt;
| delay budgeting || 지연시간 허용량&lt;br /&gt;
|-&lt;br /&gt;
| delay (fall delay / rise delay) || 지연시간 (신호 하강 지연시간 / 신호 상승 지연시간)&lt;br /&gt;
|-&lt;br /&gt;
| density || 밀도&lt;br /&gt;
|-&lt;br /&gt;
| depth-first search (DFS) || 깊이-우선 탐색&lt;br /&gt;
|-&lt;br /&gt;
| derivative || 미분&lt;br /&gt;
|-&lt;br /&gt;
| design flow || 설계 흐름&lt;br /&gt;
|-&lt;br /&gt;
| design productivity crisis || 설계 생산성 위기&lt;br /&gt;
|-&lt;br /&gt;
| design rule || 설계 규칙&lt;br /&gt;
|-&lt;br /&gt;
| diamond || 다이아몬드&lt;br /&gt;
|-&lt;br /&gt;
| die || 다이&lt;br /&gt;
|-&lt;br /&gt;
| digital || 디지털&lt;br /&gt;
|-&lt;br /&gt;
| directed graph || 방향성 그래프&lt;br /&gt;
|-&lt;br /&gt;
| distribution || 배분&lt;br /&gt;
|-&lt;br /&gt;
| detour || 우회&lt;br /&gt;
|-&lt;br /&gt;
| driver || 구동기&lt;br /&gt;
|-&lt;br /&gt;
| driven (sink, pin) ||  구동된&lt;br /&gt;
|-&lt;br /&gt;
| dogleg || 도그레그&lt;br /&gt;
|-&lt;br /&gt;
| downsizing || 크기 줄이기&lt;br /&gt;
|-&lt;br /&gt;
| downstream || 다운스트림&lt;br /&gt;
|-&lt;br /&gt;
| EDA (electronic design automation) || 전자설계 자동화&lt;br /&gt;
|-&lt;br /&gt;
| edge || 간선&lt;br /&gt;
|-&lt;br /&gt;
| embedding || 내포된&lt;br /&gt;
|-&lt;br /&gt;
| engine || 엔진&lt;br /&gt;
|-&lt;br /&gt;
| estimate || 예측하다&lt;br /&gt;
|-&lt;br /&gt;
| evenly || 균일하게&lt;br /&gt;
|-&lt;br /&gt;
| evidence || 증거&lt;br /&gt;
|-&lt;br /&gt;
| excessive || 과도한&lt;br /&gt;
|-&lt;br /&gt;
| exhaustive enumeration || 완결 열거&lt;br /&gt;
|-&lt;br /&gt;
| gain || 이익&lt;br /&gt;
|-&lt;br /&gt;
| gate || 게이트&lt;br /&gt;
|-&lt;br /&gt;
| gate array || 게이트 배열&lt;br /&gt;
|-&lt;br /&gt;
| gate sizing || 게이트 크기조절&lt;br /&gt;
|-&lt;br /&gt;
| ground || 접지&lt;br /&gt;
|-&lt;br /&gt;
| fab, fabrication || 팹, 제작&lt;br /&gt;
|-&lt;br /&gt;
| fake || 가짜의&lt;br /&gt;
|-&lt;br /&gt;
| fanin || 팬인&lt;br /&gt;
|-&lt;br /&gt;
| fanout || 팬아웃&lt;br /&gt;
|-&lt;br /&gt;
| feedthrough cell || 관통 셀&lt;br /&gt;
|-&lt;br /&gt;
| fixed die || 고정 다이&lt;br /&gt;
|-&lt;br /&gt;
| flip-flop || 플립플롭&lt;br /&gt;
|-&lt;br /&gt;
| floorplanning || 플로우플랜&lt;br /&gt;
|-&lt;br /&gt;
| floorplan sizing || 프로우플랜 크기조절&lt;br /&gt;
|-&lt;br /&gt;
| flow || 흐름&lt;br /&gt;
|-&lt;br /&gt;
| force-directed || 힘균형에 의한&lt;br /&gt;
|-&lt;br /&gt;
| FIFO (first-in first-out) || 선입선출&lt;br /&gt;
|-&lt;br /&gt;
| FPGA (field-programmable gate array), PLD (programmable logic device) || 필드 프로그래머블 게이트 어레이, 설계 가능 논리 소자&lt;br /&gt;
|-&lt;br /&gt;
| full-chip routing || 칩-전체 배선&lt;br /&gt;
|-&lt;br /&gt;
| grid || 격자&lt;br /&gt;
|-&lt;br /&gt;
| hard block || 하드 블록&lt;br /&gt;
|-&lt;br /&gt;
| hardware || 하드웨어&lt;br /&gt;
|-&lt;br /&gt;
| height || 높이&lt;br /&gt;
|-&lt;br /&gt;
| hill-climbing (an optimization approach) || 언덕오르기&lt;br /&gt;
|-&lt;br /&gt;
| hold constraints || 홀드 제약 조건&lt;br /&gt;
|-&lt;br /&gt;
| HPWL || 주위 둘레 반의 선 길이&lt;br /&gt;
|-&lt;br /&gt;
| IC layout || 집적회로 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| inaccuracy || 부정확&lt;br /&gt;
|-&lt;br /&gt;
| increase || 증가&lt;br /&gt;
|-&lt;br /&gt;
| intersect || 가로자르다&lt;br /&gt;
|-&lt;br /&gt;
| insulator || 절연체&lt;br /&gt;
|-&lt;br /&gt;
| interconnect || 연결선&lt;br /&gt;
|-&lt;br /&gt;
| intrinsic delay ||  고유 지연시간&lt;br /&gt;
|-&lt;br /&gt;
| ITRS (the International Technology Roadmap for Semiconductors) || 반도체의 국제 기술 로드맵&lt;br /&gt;
|-&lt;br /&gt;
| layer assignment (for a route) || 층 배정&lt;br /&gt;
|-&lt;br /&gt;
| layout optimizations || 레이아웃 최적화들&lt;br /&gt;
|-&lt;br /&gt;
| latch || 래치&lt;br /&gt;
|-&lt;br /&gt;
| layout || 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| leakage || 누설&lt;br /&gt;
|-&lt;br /&gt;
| length || 길이&lt;br /&gt;
|-&lt;br /&gt;
| light ||  경량의&lt;br /&gt;
|-&lt;br /&gt;
| lock || 잠금&lt;br /&gt;
|-&lt;br /&gt;
| longest path || 가장 긴 경로&lt;br /&gt;
|-&lt;br /&gt;
| lookup table || 참조표&lt;br /&gt;
|-&lt;br /&gt;
| loop || 순환&lt;br /&gt;
|-&lt;br /&gt;
| Manhattan distance, L1-distance || 맨해턴-기반 거리, L1-기반 거리&lt;br /&gt;
|-&lt;br /&gt;
| mask (photomask) || 마스크(포토마스크) &lt;br /&gt;
|-&lt;br /&gt;
| mask generation || 마스크 생성&lt;br /&gt;
|-&lt;br /&gt;
| matching || 매칭&lt;br /&gt;
|-&lt;br /&gt;
| merge || 합치다&lt;br /&gt;
|-&lt;br /&gt;
| mesh || 그물구조&lt;br /&gt;
|-&lt;br /&gt;
| method of means and medians || 평균과 중간값에 의한 방법&lt;br /&gt;
|-&lt;br /&gt;
| min-cut placement || 최소컷 배치&lt;br /&gt;
|-&lt;br /&gt;
| minimum least squares || 최소 &lt;br /&gt;
|-&lt;br /&gt;
| move-based optimization || 이주-기반 최적화&lt;br /&gt;
|-&lt;br /&gt;
| move gain || 이주 이익&lt;br /&gt;
|-&lt;br /&gt;
| multistage optimization || 다단계 최적화&lt;br /&gt;
|-&lt;br /&gt;
| negligible || 무시할 정도의&lt;br /&gt;
|-&lt;br /&gt;
| negotiated congestion routing || 협상된 밀집도 배선&lt;br /&gt;
|-&lt;br /&gt;
| netlist || 넷리스트&lt;br /&gt;
|-&lt;br /&gt;
| netlist restructuring || 넷리스트 재구성하기&lt;br /&gt;
|-&lt;br /&gt;
| network || 네트워크&lt;br /&gt;
|-&lt;br /&gt;
| noise || 잡음&lt;br /&gt;
|-&lt;br /&gt;
| nonintersecting routes || 교차하지 않는 경로&lt;br /&gt;
|-&lt;br /&gt;
| nonoverlapping blocks || 겹치지 않는 블록들&lt;br /&gt;
|-&lt;br /&gt;
| nonslicing floorplan || 비슬라이싱 플로어플랜&lt;br /&gt;
|-&lt;br /&gt;
| nonuniform || 불균일의&lt;br /&gt;
|-&lt;br /&gt;
| offset || 옵셋&lt;br /&gt;
|-&lt;br /&gt;
| ordering || 순서 정하기&lt;br /&gt;
|-&lt;br /&gt;
| overlap || 겹치다&lt;br /&gt;
|-&lt;br /&gt;
| over-the-cell routing || 셀 위로의 배선&lt;br /&gt;
|-&lt;br /&gt;
| pad || 패드&lt;br /&gt;
|-&lt;br /&gt;
| partial derivative || 부분 미분&lt;br /&gt;
|-&lt;br /&gt;
| pass (in algorithms) || 단계 (패스)&lt;br /&gt;
|-&lt;br /&gt;
| path ||  경로&lt;br /&gt;
|-&lt;br /&gt;
| pattern || 패턴&lt;br /&gt;
|-&lt;br /&gt;
| pattern routing || 패턴 배선&lt;br /&gt;
|-&lt;br /&gt;
| partition || 분할&lt;br /&gt;
|-&lt;br /&gt;
| PCB (printed circuit board) || 인쇄회로기판&lt;br /&gt;
|-&lt;br /&gt;
| performance constraints || 성능제약조건들&lt;br /&gt;
|-&lt;br /&gt;
| performance optimization || 수행능력 최적화, 성능 최적화&lt;br /&gt;
|-&lt;br /&gt;
| per-unit resistance (capacitance) || 단위 저항 (전하) (전하용량)&lt;br /&gt;
|-&lt;br /&gt;
| pin || 핀&lt;br /&gt;
|-&lt;br /&gt;
| pin assignment || 핀 배정&lt;br /&gt;
|-&lt;br /&gt;
| pin ordering || 핀 순서 정하기&lt;br /&gt;
|-&lt;br /&gt;
| placement || 배치&lt;br /&gt;
|-&lt;br /&gt;
| primary inputs (outputs) || 주요 입력들 (출력들)&lt;br /&gt;
|-&lt;br /&gt;
| pole ||  극, 폴&lt;br /&gt;
|-&lt;br /&gt;
| polygon || 다각형&lt;br /&gt;
|-&lt;br /&gt;
| power || 전력&lt;br /&gt;
|-&lt;br /&gt;
| power consumption || 전력 소비&lt;br /&gt;
|-&lt;br /&gt;
| power network || 전원 네트워크 &lt;br /&gt;
|-&lt;br /&gt;
| process variation || 공정 변이&lt;br /&gt;
|-&lt;br /&gt;
| proximity || 근접&lt;br /&gt;
|-&lt;br /&gt;
| queue || 큐&lt;br /&gt;
|-&lt;br /&gt;
| rectangle || 사각형&lt;br /&gt;
|-&lt;br /&gt;
| reduce || 줄이다&lt;br /&gt;
|-&lt;br /&gt;
| refinement (of a clustered graph) (different from partition refinement) || 세밀화&lt;br /&gt;
|-&lt;br /&gt;
| remove || 제거하다&lt;br /&gt;
|-&lt;br /&gt;
| restructuring || 재구성하기&lt;br /&gt;
|-&lt;br /&gt;
| repeater || 리피터&lt;br /&gt;
|-&lt;br /&gt;
| required arrival time (RAT) || 요구도착시간, 도착 요구시간&lt;br /&gt;
|-&lt;br /&gt;
| reset || 재설정, 리셋, 초기화&lt;br /&gt;
|-&lt;br /&gt;
| resistance || 저항&lt;br /&gt;
|-&lt;br /&gt;
| resolution enhancement technique (RET) || 해상도 향상 기법&lt;br /&gt;
|-&lt;br /&gt;
| rip-up and reroute || 해체후 재배선&lt;br /&gt;
|-&lt;br /&gt;
| routing || 배선&lt;br /&gt;
|-&lt;br /&gt;
| routing congestion || 배선 밀집도&lt;br /&gt;
|-&lt;br /&gt;
| routing pitch || 배선 피치&lt;br /&gt;
|-&lt;br /&gt;
| routing track || 배선 트랙&lt;br /&gt;
|-&lt;br /&gt;
| row-based layout || 행-기반 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| runtime || 수행시간&lt;br /&gt;
|-&lt;br /&gt;
| scale || 규모&lt;br /&gt;
|-&lt;br /&gt;
| schedule || 스케쥴&lt;br /&gt;
|-&lt;br /&gt;
| segment || 부분, 세그먼트, 분절&lt;br /&gt;
|-&lt;br /&gt;
| semiconductor wafer || 반도체 웨이퍼&lt;br /&gt;
|-&lt;br /&gt;
| sequential circuit || 순차회로&lt;br /&gt;
|-&lt;br /&gt;
| set || 집합&lt;br /&gt;
|-&lt;br /&gt;
| setup constraints || 셋업 제약조건&lt;br /&gt;
|-&lt;br /&gt;
| shallow || 얕은 &lt;br /&gt;
|-&lt;br /&gt;
| shape || 형태&lt;br /&gt;
|-&lt;br /&gt;
| short-circuit || 단락&lt;br /&gt;
|-&lt;br /&gt;
| shortest-path tree || 최단경로 트리&lt;br /&gt;
|-&lt;br /&gt;
| signal net || 신호 선&lt;br /&gt;
|-&lt;br /&gt;
| signal integrity || 신호 무결성&lt;br /&gt;
|-&lt;br /&gt;
| signoff || 사인오프&lt;br /&gt;
|-&lt;br /&gt;
| skew || 어긋남&lt;br /&gt;
|-&lt;br /&gt;
| slew rate || 증가속도&lt;br /&gt;
|-&lt;br /&gt;
| slicing floorplan || 슬라이싱 플로어플랜&lt;br /&gt;
|-&lt;br /&gt;
| simulated annealing || 모의 담금질&lt;br /&gt;
|-&lt;br /&gt;
| single-trunk tree || 단일-줄기 트리&lt;br /&gt;
|-&lt;br /&gt;
| sizing || 크기조정&lt;br /&gt;
|-&lt;br /&gt;
| snaking || 스네이킹&lt;br /&gt;
|-&lt;br /&gt;
| soft block || 소프트 블록&lt;br /&gt;
|-&lt;br /&gt;
| spanning tree || 스패닝 트리&lt;br /&gt;
|-&lt;br /&gt;
| sparse || 희박한&lt;br /&gt;
|-&lt;br /&gt;
| specific ||  특정의&lt;br /&gt;
|-&lt;br /&gt;
| square || 제곱, 사각형&lt;br /&gt;
|-&lt;br /&gt;
| stage || 단계&lt;br /&gt;
|-&lt;br /&gt;
| standard cell ||  표준셀&lt;br /&gt;
|-&lt;br /&gt;
| successive (over)relaxation || 연속적인 이완&lt;br /&gt;
|-&lt;br /&gt;
| switchbox || 스위치박스&lt;br /&gt;
|-&lt;br /&gt;
| tapeout (of a chip) || 테이프-아웃&lt;br /&gt;
|-&lt;br /&gt;
| target || 목표&lt;br /&gt;
|-&lt;br /&gt;
| technology node || 테크놀러지 노드&lt;br /&gt;
|-&lt;br /&gt;
| termination || 종료&lt;br /&gt;
|-&lt;br /&gt;
| thickness || 두께&lt;br /&gt;
|-&lt;br /&gt;
| timing slack || 타이밍 여유분&lt;br /&gt;
|-&lt;br /&gt;
| timing-driven placement/routing || 타이밍 주도의 배치/배선&lt;br /&gt;
|-&lt;br /&gt;
| top-down || 하향식&lt;br /&gt;
|-&lt;br /&gt;
| total length || 총 길이&lt;br /&gt;
|-&lt;br /&gt;
| tradeoff || 균형, 상반관계&lt;br /&gt;
|-&lt;br /&gt;
| transition time || 천이시간&lt;br /&gt;
|-&lt;br /&gt;
| traversal || 순회&lt;br /&gt;
|-&lt;br /&gt;
| trial placement/routing || 배치/배선 시도&lt;br /&gt;
|-&lt;br /&gt;
| try || 시도(하다)&lt;br /&gt;
|-&lt;br /&gt;
| uniform || 균일한&lt;br /&gt;
|-&lt;br /&gt;
| undirected graph || 무방향 그래프&lt;br /&gt;
|-&lt;br /&gt;
| unroll || 펼치다&lt;br /&gt;
|-&lt;br /&gt;
| update || 수정하다&lt;br /&gt;
|-&lt;br /&gt;
| upstream || 선행&lt;br /&gt;
|-&lt;br /&gt;
| variable die || 가변 다이&lt;br /&gt;
|-&lt;br /&gt;
| via || 비아&lt;br /&gt;
|-&lt;br /&gt;
| violation || 위반&lt;br /&gt;
|-&lt;br /&gt;
| voltage || 전압&lt;br /&gt;
|-&lt;br /&gt;
| wafer || 웨이퍼&lt;br /&gt;
|-&lt;br /&gt;
| width || 너비&lt;br /&gt;
|-&lt;br /&gt;
| VLSI (very-large system integration) || 초대규모집적회로&lt;br /&gt;
|-&lt;br /&gt;
| VDD || 양극 공급전압&lt;br /&gt;
|-&lt;br /&gt;
| VSS || VSS, 음극 공급전압, 그라운드&lt;br /&gt;
|-&lt;br /&gt;
| yield || 수율&lt;br /&gt;
|-&lt;br /&gt;
| ZSA (zero-slack algorithm) || 제로-슬랙 알고리즘&lt;br /&gt;
|-&lt;br /&gt;
| ZST (zero-skew tree) || 제로-스큐 트리&lt;br /&gt;
|}&lt;/div&gt;</summary>
		<author><name>MCKim</name></author>	</entry>

	<entry>
		<id>http://photon.eecs.umich.edu/wiki/index.php/Korean</id>
		<title>Korean</title>
		<link rel="alternate" type="text/html" href="http://photon.eecs.umich.edu/wiki/index.php/Korean"/>
				<updated>2013-08-08T14:33:48Z</updated>
		
		<summary type="html">&lt;p&gt;MCKim: &lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;&lt;br /&gt;
Back to [[Glossary|Other Languages]]&lt;br /&gt;
= 반도체 물리적 설계 관련 용어사전 =&lt;br /&gt;
Naehyuck Chang 장래혁 &amp;lt;naehyuck(a)elpl.snu.ac.kr&amp;gt;, Soonhoi Ha 하순회 &amp;lt;sha(a)snu.ac.kr&amp;gt;, Taewhan Kim 김태환 &amp;lt;tkim(a)ssl.snu.ac.kr&amp;gt;, Myung-Chul Kim 김명철  &amp;lt;mckima(a)umich.edu&amp;gt;, Younghyun Kim 김용현 &amp;lt;yhkim(a)elpl.snu.ac.kr&amp;gt;&lt;br /&gt;
{| class=&amp;quot;wikitable sortable&amp;quot;&lt;br /&gt;
|-&lt;br /&gt;
! English terms !! 한국어 용어&lt;br /&gt;
|-&lt;br /&gt;
| acceptance criterion  || 인정 기준&lt;br /&gt;
|-&lt;br /&gt;
| actual arrival time (AAT) || 실제 도착시간&lt;br /&gt;
|-&lt;br /&gt;
| adjacent || 인접한&lt;br /&gt;
|-&lt;br /&gt;
| admissible function || 허용 함수&lt;br /&gt;
|-&lt;br /&gt;
| alignment || 정렬&lt;br /&gt;
|-&lt;br /&gt;
| aspect ratio || 형상비&lt;br /&gt;
|-&lt;br /&gt;
| ASIC (application-specific integrated circuit) || 주문형반도체&lt;br /&gt;
|-&lt;br /&gt;
| bidirectional || 양방향의&lt;br /&gt;
|-&lt;br /&gt;
| big-oh || 빅오&lt;br /&gt;
|-&lt;br /&gt;
| bipartite graph || 이분 그래프&lt;br /&gt;
|-&lt;br /&gt;
| bottleneck || 병목&lt;br /&gt;
|-&lt;br /&gt;
| bottom-up || 상향식&lt;br /&gt;
|-&lt;br /&gt;
| bounding box || 바운딩 박스&lt;br /&gt;
|-&lt;br /&gt;
| breadth-first search (BFS) || 넓이 우선 탐색&lt;br /&gt;
|-&lt;br /&gt;
| buffer insertion, buffering || 버퍼 삽임, 버퍼링&lt;br /&gt;
|-&lt;br /&gt;
| capacitive load || 정전 용량 부하&lt;br /&gt;
|-&lt;br /&gt;
| capacity || 정전 용량&lt;br /&gt;
|-&lt;br /&gt;
| capacitance (capacitive) shielding || 정전기 가리기&lt;br /&gt;
|-&lt;br /&gt;
| channel || 채널&lt;br /&gt;
|-&lt;br /&gt;
| chip die || 칩다이&lt;br /&gt;
|-&lt;br /&gt;
| clique || 크릭&lt;br /&gt;
|-&lt;br /&gt;
| clock cycle, period || 클락 사이클, 주기&lt;br /&gt;
|-&lt;br /&gt;
| clock tree || 클락 트리&lt;br /&gt;
|-&lt;br /&gt;
| clock skew || 클락 스큐&lt;br /&gt;
|-&lt;br /&gt;
| CMOS (complementary metal oxide semiconductor) || 상보형금속산화반도체&lt;br /&gt;
|-&lt;br /&gt;
| combinational circuit || 조합 회로&lt;br /&gt;
|- &lt;br /&gt;
| combinatorial optimization || 조합 최적화&lt;br /&gt;
|-&lt;br /&gt;
| communication ||  통신&lt;br /&gt;
|-&lt;br /&gt;
| conditioning number || 조건 수치&lt;br /&gt;
|-&lt;br /&gt;
| conductor || 도체&lt;br /&gt;
|-&lt;br /&gt;
| congestion || 밀집도&lt;br /&gt;
|-&lt;br /&gt;
| congestion-driven || 밀집도-주도의&lt;br /&gt;
|-&lt;br /&gt;
| conjugate gradients || 켤레 구배법&lt;br /&gt;
|-&lt;br /&gt;
| constraint || 제약조건&lt;br /&gt;
|-&lt;br /&gt;
| converter || 변환기&lt;br /&gt;
|-&lt;br /&gt;
| convex || 볼록&lt;br /&gt;
|-&lt;br /&gt;
| correction || 교정&lt;br /&gt;
|-&lt;br /&gt;
| coupling capacitance || 커플링 정전용량&lt;br /&gt;
|-&lt;br /&gt;
| critical ||  심각한, 임계&lt;br /&gt;
|-&lt;br /&gt;
| crosstalk noise || 누화 잡음&lt;br /&gt;
|-&lt;br /&gt;
| current || 전류&lt;br /&gt;
|-&lt;br /&gt;
| curve || 곡선&lt;br /&gt;
|-&lt;br /&gt;
| data point (in a data set) || 데이터 포인트 &lt;br /&gt;
|-&lt;br /&gt;
| delay budgeting || 지연시간 허용량&lt;br /&gt;
|-&lt;br /&gt;
| delay (fall delay / rise delay) || 지연시간 (신호 하강 지연시간 / 신호 상승 지연시간)&lt;br /&gt;
|-&lt;br /&gt;
| density || 밀도&lt;br /&gt;
|-&lt;br /&gt;
| depth-first search (DFS) || 깊이-우선 탐색&lt;br /&gt;
|-&lt;br /&gt;
| derivative || 미분&lt;br /&gt;
|-&lt;br /&gt;
| design flow || 설계 흐름&lt;br /&gt;
|-&lt;br /&gt;
| design productivity crisis || 설계 생산성 위기&lt;br /&gt;
|-&lt;br /&gt;
| design rule || 설계 규칙&lt;br /&gt;
|-&lt;br /&gt;
| diamond || 다이아몬드&lt;br /&gt;
|-&lt;br /&gt;
| die || 다이&lt;br /&gt;
|-&lt;br /&gt;
| digital || 디지털&lt;br /&gt;
|-&lt;br /&gt;
| directed graph || 방향성 그래프&lt;br /&gt;
|-&lt;br /&gt;
| distribution || 배분&lt;br /&gt;
|-&lt;br /&gt;
| detour || 우회&lt;br /&gt;
|-&lt;br /&gt;
| driver || 구동기&lt;br /&gt;
|-&lt;br /&gt;
| driven (sink, pin) ||  구동된&lt;br /&gt;
|-&lt;br /&gt;
| dogleg || 도그레그&lt;br /&gt;
|-&lt;br /&gt;
| downsizing || 크기 줄이기&lt;br /&gt;
|-&lt;br /&gt;
| downstream || 다운스트림&lt;br /&gt;
|-&lt;br /&gt;
| EDA (electronic design automation) || 전자설계 자동화&lt;br /&gt;
|-&lt;br /&gt;
| edge || 간선&lt;br /&gt;
|-&lt;br /&gt;
| embedding || 내포된&lt;br /&gt;
|-&lt;br /&gt;
| engine || 엔진&lt;br /&gt;
|-&lt;br /&gt;
| estimate || 예측하다&lt;br /&gt;
|-&lt;br /&gt;
| evenly || 균일하게&lt;br /&gt;
|-&lt;br /&gt;
| evidence || 증거&lt;br /&gt;
|-&lt;br /&gt;
| excessive || 과도한&lt;br /&gt;
|-&lt;br /&gt;
| exhaustive enumeration || 완결 열거&lt;br /&gt;
|-&lt;br /&gt;
| gain || 이익&lt;br /&gt;
|-&lt;br /&gt;
| gate || 게이트&lt;br /&gt;
|-&lt;br /&gt;
| gate array || 게이트 배열&lt;br /&gt;
|-&lt;br /&gt;
| gate sizing || 게이트 크기조절&lt;br /&gt;
|-&lt;br /&gt;
| ground || 접지&lt;br /&gt;
|-&lt;br /&gt;
| fab, fabrication || 팹, 제작&lt;br /&gt;
|-&lt;br /&gt;
| fake || 가짜의&lt;br /&gt;
|-&lt;br /&gt;
| fanin || 팬인&lt;br /&gt;
|-&lt;br /&gt;
| fanout || 팬아웃&lt;br /&gt;
|-&lt;br /&gt;
| feedthrough cell || 관통 셀&lt;br /&gt;
|-&lt;br /&gt;
| fixed die || 고정 다이&lt;br /&gt;
|-&lt;br /&gt;
| flip-flop || 플립플롭&lt;br /&gt;
|-&lt;br /&gt;
| floorplanning || 플로우플랜&lt;br /&gt;
|-&lt;br /&gt;
| floorplan sizing || 프로우플랜 크기조절&lt;br /&gt;
|-&lt;br /&gt;
| flow || 흐름&lt;br /&gt;
|-&lt;br /&gt;
| force-directed || 힘균형에 의한&lt;br /&gt;
|-&lt;br /&gt;
| FIFO (first-in first-out) || 선입선출&lt;br /&gt;
|-&lt;br /&gt;
| FPGA (field-programmable gate array), PLD (programmable logic device) || 필드 프로그래머블 게이트 어레이, 설계 가능 논리 소자&lt;br /&gt;
|-&lt;br /&gt;
| full-chip routing || 칩-전체 배선&lt;br /&gt;
|-&lt;br /&gt;
| grid || 격자&lt;br /&gt;
|-&lt;br /&gt;
| hard block || 하드 블록&lt;br /&gt;
|-&lt;br /&gt;
| hardware || 하드웨어&lt;br /&gt;
|-&lt;br /&gt;
| height || 높이&lt;br /&gt;
|-&lt;br /&gt;
| hill-climbing (an optimization approach) || 언덕오르기&lt;br /&gt;
|-&lt;br /&gt;
| hold constraints || 홀드 제약 조건&lt;br /&gt;
|-&lt;br /&gt;
| HPWL || 주위 둘레 반의 선 길이&lt;br /&gt;
|-&lt;br /&gt;
| IC layout || 집적회로 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| inaccuracy || 부정확&lt;br /&gt;
|-&lt;br /&gt;
| increase || 증가&lt;br /&gt;
|-&lt;br /&gt;
| intersect || 가로자르다&lt;br /&gt;
|-&lt;br /&gt;
| insulator || 절연체&lt;br /&gt;
|-&lt;br /&gt;
| interconnect || 연결선&lt;br /&gt;
|-&lt;br /&gt;
| intrinsic delay ||  고유 지연시간&lt;br /&gt;
|-&lt;br /&gt;
| ITRS (the International Technology Roadmap for Semiconductors) || 반도체의 국제 기술 로드맵&lt;br /&gt;
|-&lt;br /&gt;
| layer assignment (for a route) || 층 배정&lt;br /&gt;
|-&lt;br /&gt;
| layout optimizations || 레이아웃 최적화들&lt;br /&gt;
|-&lt;br /&gt;
| latch || 래치&lt;br /&gt;
|-&lt;br /&gt;
| layout || 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| leakage || 누설&lt;br /&gt;
|-&lt;br /&gt;
| length || 길이&lt;br /&gt;
|-&lt;br /&gt;
| light ||  경량의&lt;br /&gt;
|-&lt;br /&gt;
| lock || 잠금&lt;br /&gt;
|-&lt;br /&gt;
| longest path || 가장 긴 경로&lt;br /&gt;
|-&lt;br /&gt;
| lookup table || 참조표&lt;br /&gt;
|-&lt;br /&gt;
| loop || 순환&lt;br /&gt;
|-&lt;br /&gt;
| Manhattan distance, L1-distance || 맨해턴-기반 거리, L1-기반 거리&lt;br /&gt;
|-&lt;br /&gt;
| mask (photomask) || 마스크(포토마스크) &lt;br /&gt;
|-&lt;br /&gt;
| mask generation || 마스크 생성&lt;br /&gt;
|-&lt;br /&gt;
| matching || 매칭&lt;br /&gt;
|-&lt;br /&gt;
| merge || 합치다&lt;br /&gt;
|-&lt;br /&gt;
| mesh || 그물구조&lt;br /&gt;
|-&lt;br /&gt;
| method of means and medians || 평균과 중간값에 의한 방법&lt;br /&gt;
|-&lt;br /&gt;
| min-cut placement || 최소컷 배치&lt;br /&gt;
|-&lt;br /&gt;
| minimum least squares || 최소 &lt;br /&gt;
|-&lt;br /&gt;
| move-based optimization || 이주-기반 최적화&lt;br /&gt;
|-&lt;br /&gt;
| move gain || 이주 이익&lt;br /&gt;
|-&lt;br /&gt;
| multistage optimization || 다단계 최적화&lt;br /&gt;
|-&lt;br /&gt;
| negligible || 무시할 정도의&lt;br /&gt;
|-&lt;br /&gt;
| negotiated congestion routing || 협상된 밀집도 배선&lt;br /&gt;
|-&lt;br /&gt;
| netlist || 넷리스트&lt;br /&gt;
|-&lt;br /&gt;
| netlist restructuring || 넷리스트 재구성하기&lt;br /&gt;
|-&lt;br /&gt;
| network || 네트워크&lt;br /&gt;
|-&lt;br /&gt;
| noise || 잡음&lt;br /&gt;
|-&lt;br /&gt;
| nonintersecting routes || 교차하지 않는 경로&lt;br /&gt;
|-&lt;br /&gt;
| nonoverlapping blocks || 겹치지 않는 블록들&lt;br /&gt;
|-&lt;br /&gt;
| nonslicing floorplan || 비슬라이싱 플로어플랜&lt;br /&gt;
|-&lt;br /&gt;
| nonuniform || 불균일의&lt;br /&gt;
|-&lt;br /&gt;
| offset || 옵셋&lt;br /&gt;
|-&lt;br /&gt;
| ordering || 순서 정하기&lt;br /&gt;
|-&lt;br /&gt;
| overlap || 겹치다&lt;br /&gt;
|-&lt;br /&gt;
| over-the-cell routing || 셀 위로의 배선&lt;br /&gt;
|-&lt;br /&gt;
| pad || 패드&lt;br /&gt;
|-&lt;br /&gt;
| partial derivative || 부분 미분&lt;br /&gt;
|-&lt;br /&gt;
| pass (in algorithms) || 단계 (패스)&lt;br /&gt;
|-&lt;br /&gt;
| path ||  경로&lt;br /&gt;
|-&lt;br /&gt;
| pattern || 패턴&lt;br /&gt;
|-&lt;br /&gt;
| pattern routing || 패턴 배선&lt;br /&gt;
|-&lt;br /&gt;
| partition || 분할&lt;br /&gt;
|-&lt;br /&gt;
| PCB (printed circuit board) || 인쇄회로기판&lt;br /&gt;
|-&lt;br /&gt;
| performance constraints || 성능제약조건들&lt;br /&gt;
|-&lt;br /&gt;
| performance optimization || 수행능력 최적화, 성능 최적화&lt;br /&gt;
|-&lt;br /&gt;
| per-unit resistance (capacitance) || 단위 저항 (전하) (전하용량)&lt;br /&gt;
|-&lt;br /&gt;
| pin || 핀&lt;br /&gt;
|-&lt;br /&gt;
| pin assignment || 핀 배정&lt;br /&gt;
|-&lt;br /&gt;
| pin ordering || 핀 순서 정하기&lt;br /&gt;
|-&lt;br /&gt;
| placement || 배치&lt;br /&gt;
|-&lt;br /&gt;
| primary inputs (outputs) || 주요 입력들 (출력들)&lt;br /&gt;
|-&lt;br /&gt;
| pole ||  극, 폴&lt;br /&gt;
|-&lt;br /&gt;
| polygon || 다각형&lt;br /&gt;
|-&lt;br /&gt;
| power || 전력&lt;br /&gt;
|-&lt;br /&gt;
| power consumption || 전력 소비&lt;br /&gt;
|-&lt;br /&gt;
| power network || 전원 네트워크 &lt;br /&gt;
|-&lt;br /&gt;
| process variation || 공정 변이&lt;br /&gt;
|-&lt;br /&gt;
| proximity || 근접&lt;br /&gt;
|-&lt;br /&gt;
| queue || 큐&lt;br /&gt;
|-&lt;br /&gt;
| rectangle || 사각형&lt;br /&gt;
|-&lt;br /&gt;
| reduce || 줄이다&lt;br /&gt;
|-&lt;br /&gt;
| refinement (of a clustered graph) (different from partition refinement) || 세밀화&lt;br /&gt;
|-&lt;br /&gt;
| remove || 제거하다&lt;br /&gt;
|-&lt;br /&gt;
| restructuring || 재구성하기&lt;br /&gt;
|-&lt;br /&gt;
| repeater || 리피터&lt;br /&gt;
|-&lt;br /&gt;
| required arrival time (RAT) || 요구도착시간, 도착 요구시간&lt;br /&gt;
|-&lt;br /&gt;
| reset || 재설정, 리셋, 초기화&lt;br /&gt;
|-&lt;br /&gt;
| resistance || 저항&lt;br /&gt;
|-&lt;br /&gt;
| resolution enhancement technique (RET) || 해상도 향상 기법&lt;br /&gt;
|-&lt;br /&gt;
| rip-up and reroute || 해체후 재배선&lt;br /&gt;
|-&lt;br /&gt;
| routing || 배선&lt;br /&gt;
|-&lt;br /&gt;
| routing congestion || 배선 밀집도&lt;br /&gt;
|-&lt;br /&gt;
| routing pitch || 배선 피치&lt;br /&gt;
|-&lt;br /&gt;
| routing track || 배선 트랙&lt;br /&gt;
|-&lt;br /&gt;
| row-based layout || 행-기반 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| runtime || 수행시간&lt;br /&gt;
|-&lt;br /&gt;
| scale || 규모&lt;br /&gt;
|-&lt;br /&gt;
| schedule || 스케쥴&lt;br /&gt;
|-&lt;br /&gt;
| segment || 부분, 세그먼트, 분절&lt;br /&gt;
|-&lt;br /&gt;
| semiconductor wafer || 반도체 웨이퍼&lt;br /&gt;
|-&lt;br /&gt;
| sequential circuit || 순차회로&lt;br /&gt;
|-&lt;br /&gt;
| set || 집합&lt;br /&gt;
|-&lt;br /&gt;
| setup constraints || 셋업 제약조건&lt;br /&gt;
|-&lt;br /&gt;
| shallow || 얕은 &lt;br /&gt;
|-&lt;br /&gt;
| shape || 형태&lt;br /&gt;
|-&lt;br /&gt;
| short-circuit || 단락&lt;br /&gt;
|-&lt;br /&gt;
| shortest-path tree || 최단경로 트리&lt;br /&gt;
|-&lt;br /&gt;
| signal net || 신호 선&lt;br /&gt;
|-&lt;br /&gt;
| signal integrity || 신호 무결성&lt;br /&gt;
|-&lt;br /&gt;
| signoff || 사인오프&lt;br /&gt;
|-&lt;br /&gt;
| skew || 어긋남&lt;br /&gt;
|-&lt;br /&gt;
| slew rate || 증가속도&lt;br /&gt;
|-&lt;br /&gt;
| slicing floorplan || 슬라이싱 플로어플랜&lt;br /&gt;
|-&lt;br /&gt;
| simulated annealing || 모의 담금질&lt;br /&gt;
|-&lt;br /&gt;
| single-trunk tree || 단일-줄기 트리&lt;br /&gt;
|-&lt;br /&gt;
| sizing || 크기조정&lt;br /&gt;
|-&lt;br /&gt;
| snaking || 스네이킹&lt;br /&gt;
|-&lt;br /&gt;
| soft block || 소프트 블록&lt;br /&gt;
|-&lt;br /&gt;
| spanning tree || 스패닝 트리&lt;br /&gt;
|-&lt;br /&gt;
| sparse || 희박한&lt;br /&gt;
|-&lt;br /&gt;
| specific ||  특정의&lt;br /&gt;
|-&lt;br /&gt;
| square || 제곱, 사각형&lt;br /&gt;
|-&lt;br /&gt;
| stage || 단계&lt;br /&gt;
|-&lt;br /&gt;
| standard cell ||  표준셀&lt;br /&gt;
|-&lt;br /&gt;
| successive (over)relaxation || 연속적인 이완&lt;br /&gt;
|-&lt;br /&gt;
| switchbox || 스위치박스&lt;br /&gt;
|-&lt;br /&gt;
| tapeout (of a chip) || 테이프-아웃&lt;br /&gt;
|-&lt;br /&gt;
| target || 목표&lt;br /&gt;
|-&lt;br /&gt;
| technology node || 테크놀러지 노드&lt;br /&gt;
|-&lt;br /&gt;
| termination || 종료&lt;br /&gt;
|-&lt;br /&gt;
| thickness || 두께&lt;br /&gt;
|-&lt;br /&gt;
| timing slack || 타이밍 여유분&lt;br /&gt;
|-&lt;br /&gt;
| timing-driven placement/routing || 타이밍 주도의 배치/배선&lt;br /&gt;
|-&lt;br /&gt;
| top-down || 하향식&lt;br /&gt;
|-&lt;br /&gt;
| total length || 총 길이&lt;br /&gt;
|-&lt;br /&gt;
| tradeoff || 균형, 상반관계&lt;br /&gt;
|-&lt;br /&gt;
| transition time || 천이시간&lt;br /&gt;
|-&lt;br /&gt;
| traversal || 순회&lt;br /&gt;
|-&lt;br /&gt;
| trial placement/routing || 배치/배선 시도&lt;br /&gt;
|-&lt;br /&gt;
| try || 시도(하다)&lt;br /&gt;
|-&lt;br /&gt;
| uniform || 균일한&lt;br /&gt;
|-&lt;br /&gt;
| undirected graph || 무방향 그래프&lt;br /&gt;
|-&lt;br /&gt;
| unroll || 펼치다&lt;br /&gt;
|-&lt;br /&gt;
| update || 수정하다&lt;br /&gt;
|-&lt;br /&gt;
| upstream || 선행&lt;br /&gt;
|-&lt;br /&gt;
| variable die || 가변 다이&lt;br /&gt;
|-&lt;br /&gt;
| via || 비아&lt;br /&gt;
|-&lt;br /&gt;
| violation || 위반&lt;br /&gt;
|-&lt;br /&gt;
| voltage || 전압&lt;br /&gt;
|-&lt;br /&gt;
| wafer || 웨이퍼&lt;br /&gt;
|-&lt;br /&gt;
| width || 너비&lt;br /&gt;
|-&lt;br /&gt;
| VLSI (very-large system integration) || 초대규모집적회로&lt;br /&gt;
|-&lt;br /&gt;
| VDD || 양극 공급전압&lt;br /&gt;
|-&lt;br /&gt;
| VSS || VSS, 음극 공급전압, 그라운드&lt;br /&gt;
|-&lt;br /&gt;
| yield || 수율&lt;br /&gt;
|-&lt;br /&gt;
| ZSA (zero-slack algorithm) || 제로-슬랙 알고리즘&lt;br /&gt;
|-&lt;br /&gt;
| ZST (zero-skew tree) || 제로-스큐 트리&lt;br /&gt;
|}&lt;/div&gt;</summary>
		<author><name>MCKim</name></author>	</entry>

	<entry>
		<id>http://photon.eecs.umich.edu/wiki/index.php/Korean</id>
		<title>Korean</title>
		<link rel="alternate" type="text/html" href="http://photon.eecs.umich.edu/wiki/index.php/Korean"/>
				<updated>2013-08-08T14:33:27Z</updated>
		
		<summary type="html">&lt;p&gt;MCKim: &lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;&lt;br /&gt;
Back to [[Glossary|Other Languages]]&lt;br /&gt;
= 반도체 물리적 설계 관련 용어사전 =&lt;br /&gt;
Naehyuck Chang 장래혁 &amp;lt;naehyuck(a)elpl.snu.ac.kr&amp;gt;, Soonhoi Ha 하순회 &amp;lt;sha(a)snu.ac.kr&amp;gt;, Taewhan Kim 김태환 &amp;lt;tkim(a)ssl.snu.ac.kr&amp;gt;, Myung-Chul Kim 김명철  &amp;lt;mckima(a)umich.edu&amp;gt;, 김용현 Younghyun Kim&amp;quot; &amp;lt;yhkim(a)elpl.snu.ac.kr&amp;gt;&lt;br /&gt;
{| class=&amp;quot;wikitable sortable&amp;quot;&lt;br /&gt;
|-&lt;br /&gt;
! English terms !! 한국어 용어&lt;br /&gt;
|-&lt;br /&gt;
| acceptance criterion  || 인정 기준&lt;br /&gt;
|-&lt;br /&gt;
| actual arrival time (AAT) || 실제 도착시간&lt;br /&gt;
|-&lt;br /&gt;
| adjacent || 인접한&lt;br /&gt;
|-&lt;br /&gt;
| admissible function || 허용 함수&lt;br /&gt;
|-&lt;br /&gt;
| alignment || 정렬&lt;br /&gt;
|-&lt;br /&gt;
| aspect ratio || 형상비&lt;br /&gt;
|-&lt;br /&gt;
| ASIC (application-specific integrated circuit) || 주문형반도체&lt;br /&gt;
|-&lt;br /&gt;
| bidirectional || 양방향의&lt;br /&gt;
|-&lt;br /&gt;
| big-oh || 빅오&lt;br /&gt;
|-&lt;br /&gt;
| bipartite graph || 이분 그래프&lt;br /&gt;
|-&lt;br /&gt;
| bottleneck || 병목&lt;br /&gt;
|-&lt;br /&gt;
| bottom-up || 상향식&lt;br /&gt;
|-&lt;br /&gt;
| bounding box || 바운딩 박스&lt;br /&gt;
|-&lt;br /&gt;
| breadth-first search (BFS) || 넓이 우선 탐색&lt;br /&gt;
|-&lt;br /&gt;
| buffer insertion, buffering || 버퍼 삽임, 버퍼링&lt;br /&gt;
|-&lt;br /&gt;
| capacitive load || 정전 용량 부하&lt;br /&gt;
|-&lt;br /&gt;
| capacity || 정전 용량&lt;br /&gt;
|-&lt;br /&gt;
| capacitance (capacitive) shielding || 정전기 가리기&lt;br /&gt;
|-&lt;br /&gt;
| channel || 채널&lt;br /&gt;
|-&lt;br /&gt;
| chip die || 칩다이&lt;br /&gt;
|-&lt;br /&gt;
| clique || 크릭&lt;br /&gt;
|-&lt;br /&gt;
| clock cycle, period || 클락 사이클, 주기&lt;br /&gt;
|-&lt;br /&gt;
| clock tree || 클락 트리&lt;br /&gt;
|-&lt;br /&gt;
| clock skew || 클락 스큐&lt;br /&gt;
|-&lt;br /&gt;
| CMOS (complementary metal oxide semiconductor) || 상보형금속산화반도체&lt;br /&gt;
|-&lt;br /&gt;
| combinational circuit || 조합 회로&lt;br /&gt;
|- &lt;br /&gt;
| combinatorial optimization || 조합 최적화&lt;br /&gt;
|-&lt;br /&gt;
| communication ||  통신&lt;br /&gt;
|-&lt;br /&gt;
| conditioning number || 조건 수치&lt;br /&gt;
|-&lt;br /&gt;
| conductor || 도체&lt;br /&gt;
|-&lt;br /&gt;
| congestion || 밀집도&lt;br /&gt;
|-&lt;br /&gt;
| congestion-driven || 밀집도-주도의&lt;br /&gt;
|-&lt;br /&gt;
| conjugate gradients || 켤레 구배법&lt;br /&gt;
|-&lt;br /&gt;
| constraint || 제약조건&lt;br /&gt;
|-&lt;br /&gt;
| converter || 변환기&lt;br /&gt;
|-&lt;br /&gt;
| convex || 볼록&lt;br /&gt;
|-&lt;br /&gt;
| correction || 교정&lt;br /&gt;
|-&lt;br /&gt;
| coupling capacitance || 커플링 정전용량&lt;br /&gt;
|-&lt;br /&gt;
| critical ||  심각한, 임계&lt;br /&gt;
|-&lt;br /&gt;
| crosstalk noise || 누화 잡음&lt;br /&gt;
|-&lt;br /&gt;
| current || 전류&lt;br /&gt;
|-&lt;br /&gt;
| curve || 곡선&lt;br /&gt;
|-&lt;br /&gt;
| data point (in a data set) || 데이터 포인트 &lt;br /&gt;
|-&lt;br /&gt;
| delay budgeting || 지연시간 허용량&lt;br /&gt;
|-&lt;br /&gt;
| delay (fall delay / rise delay) || 지연시간 (신호 하강 지연시간 / 신호 상승 지연시간)&lt;br /&gt;
|-&lt;br /&gt;
| density || 밀도&lt;br /&gt;
|-&lt;br /&gt;
| depth-first search (DFS) || 깊이-우선 탐색&lt;br /&gt;
|-&lt;br /&gt;
| derivative || 미분&lt;br /&gt;
|-&lt;br /&gt;
| design flow || 설계 흐름&lt;br /&gt;
|-&lt;br /&gt;
| design productivity crisis || 설계 생산성 위기&lt;br /&gt;
|-&lt;br /&gt;
| design rule || 설계 규칙&lt;br /&gt;
|-&lt;br /&gt;
| diamond || 다이아몬드&lt;br /&gt;
|-&lt;br /&gt;
| die || 다이&lt;br /&gt;
|-&lt;br /&gt;
| digital || 디지털&lt;br /&gt;
|-&lt;br /&gt;
| directed graph || 방향성 그래프&lt;br /&gt;
|-&lt;br /&gt;
| distribution || 배분&lt;br /&gt;
|-&lt;br /&gt;
| detour || 우회&lt;br /&gt;
|-&lt;br /&gt;
| driver || 구동기&lt;br /&gt;
|-&lt;br /&gt;
| driven (sink, pin) ||  구동된&lt;br /&gt;
|-&lt;br /&gt;
| dogleg || 도그레그&lt;br /&gt;
|-&lt;br /&gt;
| downsizing || 크기 줄이기&lt;br /&gt;
|-&lt;br /&gt;
| downstream || 다운스트림&lt;br /&gt;
|-&lt;br /&gt;
| EDA (electronic design automation) || 전자설계 자동화&lt;br /&gt;
|-&lt;br /&gt;
| edge || 간선&lt;br /&gt;
|-&lt;br /&gt;
| embedding || 내포된&lt;br /&gt;
|-&lt;br /&gt;
| engine || 엔진&lt;br /&gt;
|-&lt;br /&gt;
| estimate || 예측하다&lt;br /&gt;
|-&lt;br /&gt;
| evenly || 균일하게&lt;br /&gt;
|-&lt;br /&gt;
| evidence || 증거&lt;br /&gt;
|-&lt;br /&gt;
| excessive || 과도한&lt;br /&gt;
|-&lt;br /&gt;
| exhaustive enumeration || 완결 열거&lt;br /&gt;
|-&lt;br /&gt;
| gain || 이익&lt;br /&gt;
|-&lt;br /&gt;
| gate || 게이트&lt;br /&gt;
|-&lt;br /&gt;
| gate array || 게이트 배열&lt;br /&gt;
|-&lt;br /&gt;
| gate sizing || 게이트 크기조절&lt;br /&gt;
|-&lt;br /&gt;
| ground || 접지&lt;br /&gt;
|-&lt;br /&gt;
| fab, fabrication || 팹, 제작&lt;br /&gt;
|-&lt;br /&gt;
| fake || 가짜의&lt;br /&gt;
|-&lt;br /&gt;
| fanin || 팬인&lt;br /&gt;
|-&lt;br /&gt;
| fanout || 팬아웃&lt;br /&gt;
|-&lt;br /&gt;
| feedthrough cell || 관통 셀&lt;br /&gt;
|-&lt;br /&gt;
| fixed die || 고정 다이&lt;br /&gt;
|-&lt;br /&gt;
| flip-flop || 플립플롭&lt;br /&gt;
|-&lt;br /&gt;
| floorplanning || 플로우플랜&lt;br /&gt;
|-&lt;br /&gt;
| floorplan sizing || 프로우플랜 크기조절&lt;br /&gt;
|-&lt;br /&gt;
| flow || 흐름&lt;br /&gt;
|-&lt;br /&gt;
| force-directed || 힘균형에 의한&lt;br /&gt;
|-&lt;br /&gt;
| FIFO (first-in first-out) || 선입선출&lt;br /&gt;
|-&lt;br /&gt;
| FPGA (field-programmable gate array), PLD (programmable logic device) || 필드 프로그래머블 게이트 어레이, 설계 가능 논리 소자&lt;br /&gt;
|-&lt;br /&gt;
| full-chip routing || 칩-전체 배선&lt;br /&gt;
|-&lt;br /&gt;
| grid || 격자&lt;br /&gt;
|-&lt;br /&gt;
| hard block || 하드 블록&lt;br /&gt;
|-&lt;br /&gt;
| hardware || 하드웨어&lt;br /&gt;
|-&lt;br /&gt;
| height || 높이&lt;br /&gt;
|-&lt;br /&gt;
| hill-climbing (an optimization approach) || 언덕오르기&lt;br /&gt;
|-&lt;br /&gt;
| hold constraints || 홀드 제약 조건&lt;br /&gt;
|-&lt;br /&gt;
| HPWL || 주위 둘레 반의 선 길이&lt;br /&gt;
|-&lt;br /&gt;
| IC layout || 집적회로 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| inaccuracy || 부정확&lt;br /&gt;
|-&lt;br /&gt;
| increase || 증가&lt;br /&gt;
|-&lt;br /&gt;
| intersect || 가로자르다&lt;br /&gt;
|-&lt;br /&gt;
| insulator || 절연체&lt;br /&gt;
|-&lt;br /&gt;
| interconnect || 연결선&lt;br /&gt;
|-&lt;br /&gt;
| intrinsic delay ||  고유 지연시간&lt;br /&gt;
|-&lt;br /&gt;
| ITRS (the International Technology Roadmap for Semiconductors) || 반도체의 국제 기술 로드맵&lt;br /&gt;
|-&lt;br /&gt;
| layer assignment (for a route) || 층 배정&lt;br /&gt;
|-&lt;br /&gt;
| layout optimizations || 레이아웃 최적화들&lt;br /&gt;
|-&lt;br /&gt;
| latch || 래치&lt;br /&gt;
|-&lt;br /&gt;
| layout || 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| leakage || 누설&lt;br /&gt;
|-&lt;br /&gt;
| length || 길이&lt;br /&gt;
|-&lt;br /&gt;
| light ||  경량의&lt;br /&gt;
|-&lt;br /&gt;
| lock || 잠금&lt;br /&gt;
|-&lt;br /&gt;
| longest path || 가장 긴 경로&lt;br /&gt;
|-&lt;br /&gt;
| lookup table || 참조표&lt;br /&gt;
|-&lt;br /&gt;
| loop || 순환&lt;br /&gt;
|-&lt;br /&gt;
| Manhattan distance, L1-distance || 맨해턴-기반 거리, L1-기반 거리&lt;br /&gt;
|-&lt;br /&gt;
| mask (photomask) || 마스크(포토마스크) &lt;br /&gt;
|-&lt;br /&gt;
| mask generation || 마스크 생성&lt;br /&gt;
|-&lt;br /&gt;
| matching || 매칭&lt;br /&gt;
|-&lt;br /&gt;
| merge || 합치다&lt;br /&gt;
|-&lt;br /&gt;
| mesh || 그물구조&lt;br /&gt;
|-&lt;br /&gt;
| method of means and medians || 평균과 중간값에 의한 방법&lt;br /&gt;
|-&lt;br /&gt;
| min-cut placement || 최소컷 배치&lt;br /&gt;
|-&lt;br /&gt;
| minimum least squares || 최소 &lt;br /&gt;
|-&lt;br /&gt;
| move-based optimization || 이주-기반 최적화&lt;br /&gt;
|-&lt;br /&gt;
| move gain || 이주 이익&lt;br /&gt;
|-&lt;br /&gt;
| multistage optimization || 다단계 최적화&lt;br /&gt;
|-&lt;br /&gt;
| negligible || 무시할 정도의&lt;br /&gt;
|-&lt;br /&gt;
| negotiated congestion routing || 협상된 밀집도 배선&lt;br /&gt;
|-&lt;br /&gt;
| netlist || 넷리스트&lt;br /&gt;
|-&lt;br /&gt;
| netlist restructuring || 넷리스트 재구성하기&lt;br /&gt;
|-&lt;br /&gt;
| network || 네트워크&lt;br /&gt;
|-&lt;br /&gt;
| noise || 잡음&lt;br /&gt;
|-&lt;br /&gt;
| nonintersecting routes || 교차하지 않는 경로&lt;br /&gt;
|-&lt;br /&gt;
| nonoverlapping blocks || 겹치지 않는 블록들&lt;br /&gt;
|-&lt;br /&gt;
| nonslicing floorplan || 비슬라이싱 플로어플랜&lt;br /&gt;
|-&lt;br /&gt;
| nonuniform || 불균일의&lt;br /&gt;
|-&lt;br /&gt;
| offset || 옵셋&lt;br /&gt;
|-&lt;br /&gt;
| ordering || 순서 정하기&lt;br /&gt;
|-&lt;br /&gt;
| overlap || 겹치다&lt;br /&gt;
|-&lt;br /&gt;
| over-the-cell routing || 셀 위로의 배선&lt;br /&gt;
|-&lt;br /&gt;
| pad || 패드&lt;br /&gt;
|-&lt;br /&gt;
| partial derivative || 부분 미분&lt;br /&gt;
|-&lt;br /&gt;
| pass (in algorithms) || 단계 (패스)&lt;br /&gt;
|-&lt;br /&gt;
| path ||  경로&lt;br /&gt;
|-&lt;br /&gt;
| pattern || 패턴&lt;br /&gt;
|-&lt;br /&gt;
| pattern routing || 패턴 배선&lt;br /&gt;
|-&lt;br /&gt;
| partition || 분할&lt;br /&gt;
|-&lt;br /&gt;
| PCB (printed circuit board) || 인쇄회로기판&lt;br /&gt;
|-&lt;br /&gt;
| performance constraints || 성능제약조건들&lt;br /&gt;
|-&lt;br /&gt;
| performance optimization || 수행능력 최적화, 성능 최적화&lt;br /&gt;
|-&lt;br /&gt;
| per-unit resistance (capacitance) || 단위 저항 (전하) (전하용량)&lt;br /&gt;
|-&lt;br /&gt;
| pin || 핀&lt;br /&gt;
|-&lt;br /&gt;
| pin assignment || 핀 배정&lt;br /&gt;
|-&lt;br /&gt;
| pin ordering || 핀 순서 정하기&lt;br /&gt;
|-&lt;br /&gt;
| placement || 배치&lt;br /&gt;
|-&lt;br /&gt;
| primary inputs (outputs) || 주요 입력들 (출력들)&lt;br /&gt;
|-&lt;br /&gt;
| pole ||  극, 폴&lt;br /&gt;
|-&lt;br /&gt;
| polygon || 다각형&lt;br /&gt;
|-&lt;br /&gt;
| power || 전력&lt;br /&gt;
|-&lt;br /&gt;
| power consumption || 전력 소비&lt;br /&gt;
|-&lt;br /&gt;
| power network || 전원 네트워크 &lt;br /&gt;
|-&lt;br /&gt;
| process variation || 공정 변이&lt;br /&gt;
|-&lt;br /&gt;
| proximity || 근접&lt;br /&gt;
|-&lt;br /&gt;
| queue || 큐&lt;br /&gt;
|-&lt;br /&gt;
| rectangle || 사각형&lt;br /&gt;
|-&lt;br /&gt;
| reduce || 줄이다&lt;br /&gt;
|-&lt;br /&gt;
| refinement (of a clustered graph) (different from partition refinement) || 세밀화&lt;br /&gt;
|-&lt;br /&gt;
| remove || 제거하다&lt;br /&gt;
|-&lt;br /&gt;
| restructuring || 재구성하기&lt;br /&gt;
|-&lt;br /&gt;
| repeater || 리피터&lt;br /&gt;
|-&lt;br /&gt;
| required arrival time (RAT) || 요구도착시간, 도착 요구시간&lt;br /&gt;
|-&lt;br /&gt;
| reset || 재설정, 리셋, 초기화&lt;br /&gt;
|-&lt;br /&gt;
| resistance || 저항&lt;br /&gt;
|-&lt;br /&gt;
| resolution enhancement technique (RET) || 해상도 향상 기법&lt;br /&gt;
|-&lt;br /&gt;
| rip-up and reroute || 해체후 재배선&lt;br /&gt;
|-&lt;br /&gt;
| routing || 배선&lt;br /&gt;
|-&lt;br /&gt;
| routing congestion || 배선 밀집도&lt;br /&gt;
|-&lt;br /&gt;
| routing pitch || 배선 피치&lt;br /&gt;
|-&lt;br /&gt;
| routing track || 배선 트랙&lt;br /&gt;
|-&lt;br /&gt;
| row-based layout || 행-기반 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| runtime || 수행시간&lt;br /&gt;
|-&lt;br /&gt;
| scale || 규모&lt;br /&gt;
|-&lt;br /&gt;
| schedule || 스케쥴&lt;br /&gt;
|-&lt;br /&gt;
| segment || 부분, 세그먼트, 분절&lt;br /&gt;
|-&lt;br /&gt;
| semiconductor wafer || 반도체 웨이퍼&lt;br /&gt;
|-&lt;br /&gt;
| sequential circuit || 순차회로&lt;br /&gt;
|-&lt;br /&gt;
| set || 집합&lt;br /&gt;
|-&lt;br /&gt;
| setup constraints || 셋업 제약조건&lt;br /&gt;
|-&lt;br /&gt;
| shallow || 얕은 &lt;br /&gt;
|-&lt;br /&gt;
| shape || 형태&lt;br /&gt;
|-&lt;br /&gt;
| short-circuit || 단락&lt;br /&gt;
|-&lt;br /&gt;
| shortest-path tree || 최단경로 트리&lt;br /&gt;
|-&lt;br /&gt;
| signal net || 신호 선&lt;br /&gt;
|-&lt;br /&gt;
| signal integrity || 신호 무결성&lt;br /&gt;
|-&lt;br /&gt;
| signoff || 사인오프&lt;br /&gt;
|-&lt;br /&gt;
| skew || 어긋남&lt;br /&gt;
|-&lt;br /&gt;
| slew rate || 증가속도&lt;br /&gt;
|-&lt;br /&gt;
| slicing floorplan || 슬라이싱 플로어플랜&lt;br /&gt;
|-&lt;br /&gt;
| simulated annealing || 모의 담금질&lt;br /&gt;
|-&lt;br /&gt;
| single-trunk tree || 단일-줄기 트리&lt;br /&gt;
|-&lt;br /&gt;
| sizing || 크기조정&lt;br /&gt;
|-&lt;br /&gt;
| snaking || 스네이킹&lt;br /&gt;
|-&lt;br /&gt;
| soft block || 소프트 블록&lt;br /&gt;
|-&lt;br /&gt;
| spanning tree || 스패닝 트리&lt;br /&gt;
|-&lt;br /&gt;
| sparse || 희박한&lt;br /&gt;
|-&lt;br /&gt;
| specific ||  특정의&lt;br /&gt;
|-&lt;br /&gt;
| square || 제곱, 사각형&lt;br /&gt;
|-&lt;br /&gt;
| stage || 단계&lt;br /&gt;
|-&lt;br /&gt;
| standard cell ||  표준셀&lt;br /&gt;
|-&lt;br /&gt;
| successive (over)relaxation || 연속적인 이완&lt;br /&gt;
|-&lt;br /&gt;
| switchbox || 스위치박스&lt;br /&gt;
|-&lt;br /&gt;
| tapeout (of a chip) || 테이프-아웃&lt;br /&gt;
|-&lt;br /&gt;
| target || 목표&lt;br /&gt;
|-&lt;br /&gt;
| technology node || 테크놀러지 노드&lt;br /&gt;
|-&lt;br /&gt;
| termination || 종료&lt;br /&gt;
|-&lt;br /&gt;
| thickness || 두께&lt;br /&gt;
|-&lt;br /&gt;
| timing slack || 타이밍 여유분&lt;br /&gt;
|-&lt;br /&gt;
| timing-driven placement/routing || 타이밍 주도의 배치/배선&lt;br /&gt;
|-&lt;br /&gt;
| top-down || 하향식&lt;br /&gt;
|-&lt;br /&gt;
| total length || 총 길이&lt;br /&gt;
|-&lt;br /&gt;
| tradeoff || 균형, 상반관계&lt;br /&gt;
|-&lt;br /&gt;
| transition time || 천이시간&lt;br /&gt;
|-&lt;br /&gt;
| traversal || 순회&lt;br /&gt;
|-&lt;br /&gt;
| trial placement/routing || 배치/배선 시도&lt;br /&gt;
|-&lt;br /&gt;
| try || 시도(하다)&lt;br /&gt;
|-&lt;br /&gt;
| uniform || 균일한&lt;br /&gt;
|-&lt;br /&gt;
| undirected graph || 무방향 그래프&lt;br /&gt;
|-&lt;br /&gt;
| unroll || 펼치다&lt;br /&gt;
|-&lt;br /&gt;
| update || 수정하다&lt;br /&gt;
|-&lt;br /&gt;
| upstream || 선행&lt;br /&gt;
|-&lt;br /&gt;
| variable die || 가변 다이&lt;br /&gt;
|-&lt;br /&gt;
| via || 비아&lt;br /&gt;
|-&lt;br /&gt;
| violation || 위반&lt;br /&gt;
|-&lt;br /&gt;
| voltage || 전압&lt;br /&gt;
|-&lt;br /&gt;
| wafer || 웨이퍼&lt;br /&gt;
|-&lt;br /&gt;
| width || 너비&lt;br /&gt;
|-&lt;br /&gt;
| VLSI (very-large system integration) || 초대규모집적회로&lt;br /&gt;
|-&lt;br /&gt;
| VDD || 양극 공급전압&lt;br /&gt;
|-&lt;br /&gt;
| VSS || VSS, 음극 공급전압, 그라운드&lt;br /&gt;
|-&lt;br /&gt;
| yield || 수율&lt;br /&gt;
|-&lt;br /&gt;
| ZSA (zero-slack algorithm) || 제로-슬랙 알고리즘&lt;br /&gt;
|-&lt;br /&gt;
| ZST (zero-skew tree) || 제로-스큐 트리&lt;br /&gt;
|}&lt;/div&gt;</summary>
		<author><name>MCKim</name></author>	</entry>

	<entry>
		<id>http://photon.eecs.umich.edu/wiki/index.php/Korean</id>
		<title>Korean</title>
		<link rel="alternate" type="text/html" href="http://photon.eecs.umich.edu/wiki/index.php/Korean"/>
				<updated>2013-08-07T21:41:16Z</updated>
		
		<summary type="html">&lt;p&gt;MCKim: &lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;&lt;br /&gt;
Back to [[Glossary|Other Languages]]&lt;br /&gt;
= 반도체 물리적 설계 관련 용어사전 =&lt;br /&gt;
Naehyuck Chang 장래혁 &amp;lt;naehyuck(a)elpl.snu.ac.kr&amp;gt;, Soonhoi Ha 하순회 &amp;lt;sha(a)snu.ac.kr&amp;gt;, Taewhan Kim 김태환 &amp;lt;tkim(a)ssl.snu.ac.kr&amp;gt;, Myung-Chul Kim 김명철  &amp;lt;mckima(a)umich.edu&amp;gt;&lt;br /&gt;
{| class=&amp;quot;wikitable sortable&amp;quot;&lt;br /&gt;
|-&lt;br /&gt;
! English terms !! 한국어 용어&lt;br /&gt;
|-&lt;br /&gt;
| acceptance criterion  || 인정 기준&lt;br /&gt;
|-&lt;br /&gt;
| actual arrival time (AAT) || 실제 도착시간&lt;br /&gt;
|-&lt;br /&gt;
| adjacent || 인접한&lt;br /&gt;
|-&lt;br /&gt;
| admissible function || 허용 함수&lt;br /&gt;
|-&lt;br /&gt;
| alignment || 정렬&lt;br /&gt;
|-&lt;br /&gt;
| aspect ratio || 형상비&lt;br /&gt;
|-&lt;br /&gt;
| ASIC (application-specific integrated circuit) || 주문형반도체&lt;br /&gt;
|-&lt;br /&gt;
| bidirectional || 양방향의&lt;br /&gt;
|-&lt;br /&gt;
| big-oh || 빅오&lt;br /&gt;
|-&lt;br /&gt;
| bipartite graph || 이분 그래프&lt;br /&gt;
|-&lt;br /&gt;
| bottleneck || 병목&lt;br /&gt;
|-&lt;br /&gt;
| bottom-up || 상향식&lt;br /&gt;
|-&lt;br /&gt;
| bounding box || 바운딩 박스&lt;br /&gt;
|-&lt;br /&gt;
| breadth-first search (BFS) || 넓이 우선 탐색&lt;br /&gt;
|-&lt;br /&gt;
| buffer insertion, buffering || 버퍼 삽임, 버퍼링&lt;br /&gt;
|-&lt;br /&gt;
| capacitive load || 정전 용량 부하&lt;br /&gt;
|-&lt;br /&gt;
| capacity || 정전 용량&lt;br /&gt;
|-&lt;br /&gt;
| capacitance (capacitive) shielding || 정전기 가리기&lt;br /&gt;
|-&lt;br /&gt;
| channel || 채널&lt;br /&gt;
|-&lt;br /&gt;
| chip die || 칩다이&lt;br /&gt;
|-&lt;br /&gt;
| clique || 크릭&lt;br /&gt;
|-&lt;br /&gt;
| clock cycle, period || 클락 사이클, 주기&lt;br /&gt;
|-&lt;br /&gt;
| clock tree || 클락 트리&lt;br /&gt;
|-&lt;br /&gt;
| clock skew || 클락 스큐&lt;br /&gt;
|-&lt;br /&gt;
| CMOS (complementary metal oxide semiconductor) || 상보형금속산화반도체&lt;br /&gt;
|-&lt;br /&gt;
| combinational circuit || 조합 회로&lt;br /&gt;
|- &lt;br /&gt;
| combinatorial optimization || 조합 최적화&lt;br /&gt;
|-&lt;br /&gt;
| communication ||  통신&lt;br /&gt;
|-&lt;br /&gt;
| conditioning number || 조건 수치&lt;br /&gt;
|-&lt;br /&gt;
| conductor || 도체&lt;br /&gt;
|-&lt;br /&gt;
| congestion || 밀집도&lt;br /&gt;
|-&lt;br /&gt;
| congestion-driven || 밀집도-주도의&lt;br /&gt;
|-&lt;br /&gt;
| conjugate gradients || 켤레 구배법&lt;br /&gt;
|-&lt;br /&gt;
| constraint || 제약조건&lt;br /&gt;
|-&lt;br /&gt;
| converter || 변환기&lt;br /&gt;
|-&lt;br /&gt;
| convex || 볼록&lt;br /&gt;
|-&lt;br /&gt;
| correction || 교정&lt;br /&gt;
|-&lt;br /&gt;
| coupling capacitance || 커플링 정전용량&lt;br /&gt;
|-&lt;br /&gt;
| critical ||  심각한, 임계&lt;br /&gt;
|-&lt;br /&gt;
| crosstalk noise || 누화 잡음&lt;br /&gt;
|-&lt;br /&gt;
| current || 전류&lt;br /&gt;
|-&lt;br /&gt;
| curve || 곡선&lt;br /&gt;
|-&lt;br /&gt;
| data point (in a data set) || 데이터 포인트 &lt;br /&gt;
|-&lt;br /&gt;
| delay budgeting || 지연시간 허용량&lt;br /&gt;
|-&lt;br /&gt;
| delay (fall delay / rise delay) || 지연시간 (신호 하강 지연시간 / 신호 상승 지연시간)&lt;br /&gt;
|-&lt;br /&gt;
| density || 밀도&lt;br /&gt;
|-&lt;br /&gt;
| depth-first search (DFS) || 깊이-우선 탐색&lt;br /&gt;
|-&lt;br /&gt;
| derivative || 미분&lt;br /&gt;
|-&lt;br /&gt;
| design flow || 설계 흐름&lt;br /&gt;
|-&lt;br /&gt;
| design productivity crisis || 설계 생산성 위기&lt;br /&gt;
|-&lt;br /&gt;
| design rule || 설계 규칙&lt;br /&gt;
|-&lt;br /&gt;
| diamond || 다이아몬드&lt;br /&gt;
|-&lt;br /&gt;
| die || 다이&lt;br /&gt;
|-&lt;br /&gt;
| digital || 디지털&lt;br /&gt;
|-&lt;br /&gt;
| directed graph || 방향성 그래프&lt;br /&gt;
|-&lt;br /&gt;
| distribution || 배분&lt;br /&gt;
|-&lt;br /&gt;
| detour || 우회&lt;br /&gt;
|-&lt;br /&gt;
| driver || 구동기&lt;br /&gt;
|-&lt;br /&gt;
| driven (sink, pin) ||  구동된&lt;br /&gt;
|-&lt;br /&gt;
| dogleg || 도그레그&lt;br /&gt;
|-&lt;br /&gt;
| downsizing || 크기 줄이기&lt;br /&gt;
|-&lt;br /&gt;
| downstream || 다운스트림&lt;br /&gt;
|-&lt;br /&gt;
| EDA (electronic design automation) || 전자설계 자동화&lt;br /&gt;
|-&lt;br /&gt;
| edge || 간선&lt;br /&gt;
|-&lt;br /&gt;
| embedding || 내포된&lt;br /&gt;
|-&lt;br /&gt;
| engine || 엔진&lt;br /&gt;
|-&lt;br /&gt;
| estimate || 예측하다&lt;br /&gt;
|-&lt;br /&gt;
| evenly || 균일하게&lt;br /&gt;
|-&lt;br /&gt;
| evidence || 증거&lt;br /&gt;
|-&lt;br /&gt;
| excessive || 과도한&lt;br /&gt;
|-&lt;br /&gt;
| exhaustive enumeration || 완결 열거&lt;br /&gt;
|-&lt;br /&gt;
| gain || 이익&lt;br /&gt;
|-&lt;br /&gt;
| gate || 게이트&lt;br /&gt;
|-&lt;br /&gt;
| gate array || 게이트 배열&lt;br /&gt;
|-&lt;br /&gt;
| gate sizing || 게이트 크기조절&lt;br /&gt;
|-&lt;br /&gt;
| ground || 접지&lt;br /&gt;
|-&lt;br /&gt;
| fab, fabrication || 팹, 제작&lt;br /&gt;
|-&lt;br /&gt;
| fake || 가짜의&lt;br /&gt;
|-&lt;br /&gt;
| fanin || 팬인&lt;br /&gt;
|-&lt;br /&gt;
| fanout || 팬아웃&lt;br /&gt;
|-&lt;br /&gt;
| feedthrough cell || 관통 셀&lt;br /&gt;
|-&lt;br /&gt;
| fixed die || 고정 다이&lt;br /&gt;
|-&lt;br /&gt;
| flip-flop || 플립플롭&lt;br /&gt;
|-&lt;br /&gt;
| floorplanning || 플로우플랜&lt;br /&gt;
|-&lt;br /&gt;
| floorplan sizing || 프로우플랜 크기조절&lt;br /&gt;
|-&lt;br /&gt;
| flow || 흐름&lt;br /&gt;
|-&lt;br /&gt;
| force-directed || 힘균형에 의한&lt;br /&gt;
|-&lt;br /&gt;
| FIFO (first-in first-out) || 선입선출&lt;br /&gt;
|-&lt;br /&gt;
| FPGA (field-programmable gate array), PLD (programmable logic device) || 필드 프로그래머블 게이트 어레이, 설계 가능 논리 소자&lt;br /&gt;
|-&lt;br /&gt;
| full-chip routing || 칩-전체 배선&lt;br /&gt;
|-&lt;br /&gt;
| grid || 격자&lt;br /&gt;
|-&lt;br /&gt;
| hard block || 하드 블록&lt;br /&gt;
|-&lt;br /&gt;
| hardware || 하드웨어&lt;br /&gt;
|-&lt;br /&gt;
| height || 높이&lt;br /&gt;
|-&lt;br /&gt;
| hill-climbing (an optimization approach) || 언덕오르기&lt;br /&gt;
|-&lt;br /&gt;
| hold constraints || 홀드 제약 조건&lt;br /&gt;
|-&lt;br /&gt;
| HPWL || 주위 둘레 반의 선 길이&lt;br /&gt;
|-&lt;br /&gt;
| IC layout || 집적회로 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| inaccuracy || 부정확&lt;br /&gt;
|-&lt;br /&gt;
| increase || 증가&lt;br /&gt;
|-&lt;br /&gt;
| intersect || 가로자르다&lt;br /&gt;
|-&lt;br /&gt;
| insulator || 절연체&lt;br /&gt;
|-&lt;br /&gt;
| interconnect || 연결선&lt;br /&gt;
|-&lt;br /&gt;
| intrinsic delay ||  고유 지연시간&lt;br /&gt;
|-&lt;br /&gt;
| ITRS (the International Technology Roadmap for Semiconductors) || 반도체의 국제 기술 로드맵&lt;br /&gt;
|-&lt;br /&gt;
| layer assignment (for a route) || 층 배정&lt;br /&gt;
|-&lt;br /&gt;
| layout optimizations || 레이아웃 최적화들&lt;br /&gt;
|-&lt;br /&gt;
| latch || 래치&lt;br /&gt;
|-&lt;br /&gt;
| layout || 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| leakage || 누설&lt;br /&gt;
|-&lt;br /&gt;
| length || 길이&lt;br /&gt;
|-&lt;br /&gt;
| light ||  경량의&lt;br /&gt;
|-&lt;br /&gt;
| lock || 잠금&lt;br /&gt;
|-&lt;br /&gt;
| longest path || 가장 긴 경로&lt;br /&gt;
|-&lt;br /&gt;
| lookup table || 참조표&lt;br /&gt;
|-&lt;br /&gt;
| loop || 순환&lt;br /&gt;
|-&lt;br /&gt;
| Manhattan distance, L1-distance || 맨해턴-기반 거리, L1-기반 거리&lt;br /&gt;
|-&lt;br /&gt;
| mask (photomask) || 마스크(포토마스크) &lt;br /&gt;
|-&lt;br /&gt;
| mask generation || 마스크 생성&lt;br /&gt;
|-&lt;br /&gt;
| matching || 매칭&lt;br /&gt;
|-&lt;br /&gt;
| merge || 합치다&lt;br /&gt;
|-&lt;br /&gt;
| mesh || 그물구조&lt;br /&gt;
|-&lt;br /&gt;
| method of means and medians || 평균과 중간값에 의한 방법&lt;br /&gt;
|-&lt;br /&gt;
| min-cut placement || 최소컷 배치&lt;br /&gt;
|-&lt;br /&gt;
| minimum least squares || 최소 &lt;br /&gt;
|-&lt;br /&gt;
| move-based optimization || 이주-기반 최적화&lt;br /&gt;
|-&lt;br /&gt;
| move gain || 이주 이익&lt;br /&gt;
|-&lt;br /&gt;
| multistage optimization || 다단계 최적화&lt;br /&gt;
|-&lt;br /&gt;
| negligible || 무시할 정도의&lt;br /&gt;
|-&lt;br /&gt;
| negotiated congestion routing || 협상된 밀집도 배선&lt;br /&gt;
|-&lt;br /&gt;
| netlist || 넷리스트&lt;br /&gt;
|-&lt;br /&gt;
| netlist restructuring || 넷리스트 재구성하기&lt;br /&gt;
|-&lt;br /&gt;
| network || 네트워크&lt;br /&gt;
|-&lt;br /&gt;
| noise || 잡음&lt;br /&gt;
|-&lt;br /&gt;
| nonintersecting routes || 교차하지 않는 경로&lt;br /&gt;
|-&lt;br /&gt;
| nonoverlapping blocks || 겹치지 않는 블록들&lt;br /&gt;
|-&lt;br /&gt;
| nonslicing floorplan || 비슬라이싱 플로어플랜&lt;br /&gt;
|-&lt;br /&gt;
| nonuniform || 불균일의&lt;br /&gt;
|-&lt;br /&gt;
| offset || 옵셋&lt;br /&gt;
|-&lt;br /&gt;
| ordering || 순서 정하기&lt;br /&gt;
|-&lt;br /&gt;
| overlap || 겹치다&lt;br /&gt;
|-&lt;br /&gt;
| over-the-cell routing || 셀 위로의 배선&lt;br /&gt;
|-&lt;br /&gt;
| pad || 패드&lt;br /&gt;
|-&lt;br /&gt;
| partial derivative || 부분 미분&lt;br /&gt;
|-&lt;br /&gt;
| pass (in algorithms) || 단계 (패스)&lt;br /&gt;
|-&lt;br /&gt;
| path ||  경로&lt;br /&gt;
|-&lt;br /&gt;
| pattern || 패턴&lt;br /&gt;
|-&lt;br /&gt;
| pattern routing || 패턴 배선&lt;br /&gt;
|-&lt;br /&gt;
| partition || 분할&lt;br /&gt;
|-&lt;br /&gt;
| PCB (printed circuit board) || 인쇄회로기판&lt;br /&gt;
|-&lt;br /&gt;
| performance constraints || 성능제약조건들&lt;br /&gt;
|-&lt;br /&gt;
| performance optimization || 수행능력 최적화, 성능 최적화&lt;br /&gt;
|-&lt;br /&gt;
| per-unit resistance (capacitance) || 단위 저항 (전하) (전하용량)&lt;br /&gt;
|-&lt;br /&gt;
| pin || 핀&lt;br /&gt;
|-&lt;br /&gt;
| pin assignment || 핀 배정&lt;br /&gt;
|-&lt;br /&gt;
| pin ordering || 핀 순서 정하기&lt;br /&gt;
|-&lt;br /&gt;
| placement || 배치&lt;br /&gt;
|-&lt;br /&gt;
| primary inputs (outputs) || 주요 입력들 (출력들)&lt;br /&gt;
|-&lt;br /&gt;
| pole ||  극, 폴&lt;br /&gt;
|-&lt;br /&gt;
| polygon || 다각형&lt;br /&gt;
|-&lt;br /&gt;
| power || 전력&lt;br /&gt;
|-&lt;br /&gt;
| power consumption || 전력 소비&lt;br /&gt;
|-&lt;br /&gt;
| power network || 전원 네트워크 &lt;br /&gt;
|-&lt;br /&gt;
| process variation || 공정 변이&lt;br /&gt;
|-&lt;br /&gt;
| proximity || 근접&lt;br /&gt;
|-&lt;br /&gt;
| queue || 큐&lt;br /&gt;
|-&lt;br /&gt;
| rectangle || 사각형&lt;br /&gt;
|-&lt;br /&gt;
| reduce || 줄이다&lt;br /&gt;
|-&lt;br /&gt;
| refinement (of a clustered graph) (different from partition refinement) || 세밀화&lt;br /&gt;
|-&lt;br /&gt;
| remove || 제거하다&lt;br /&gt;
|-&lt;br /&gt;
| restructuring || 재구성하기&lt;br /&gt;
|-&lt;br /&gt;
| repeater || 리피터&lt;br /&gt;
|-&lt;br /&gt;
| required arrival time (RAT) || 요구도착시간, 도착 요구시간&lt;br /&gt;
|-&lt;br /&gt;
| reset || 재설정, 리셋, 초기화&lt;br /&gt;
|-&lt;br /&gt;
| resistance || 저항&lt;br /&gt;
|-&lt;br /&gt;
| resolution enhancement technique (RET) || 해상도 향상 기법&lt;br /&gt;
|-&lt;br /&gt;
| rip-up and reroute || 해체후 재배선&lt;br /&gt;
|-&lt;br /&gt;
| routing || 배선&lt;br /&gt;
|-&lt;br /&gt;
| routing congestion || 배선 밀집도&lt;br /&gt;
|-&lt;br /&gt;
| routing pitch || 배선 피치&lt;br /&gt;
|-&lt;br /&gt;
| routing track || 배선 트랙&lt;br /&gt;
|-&lt;br /&gt;
| row-based layout || 행-기반 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| runtime || 수행시간&lt;br /&gt;
|-&lt;br /&gt;
| scale || 규모&lt;br /&gt;
|-&lt;br /&gt;
| schedule || 스케쥴&lt;br /&gt;
|-&lt;br /&gt;
| segment || 부분, 세그먼트, 분절&lt;br /&gt;
|-&lt;br /&gt;
| semiconductor wafer || 반도체 웨이퍼&lt;br /&gt;
|-&lt;br /&gt;
| sequential circuit || 순차회로&lt;br /&gt;
|-&lt;br /&gt;
| set || 집합&lt;br /&gt;
|-&lt;br /&gt;
| setup constraints || 셋업 제약조건&lt;br /&gt;
|-&lt;br /&gt;
| shallow || 얕은 &lt;br /&gt;
|-&lt;br /&gt;
| shape || 형태&lt;br /&gt;
|-&lt;br /&gt;
| short-circuit || 단락&lt;br /&gt;
|-&lt;br /&gt;
| shortest-path tree || 최단경로 트리&lt;br /&gt;
|-&lt;br /&gt;
| signal net || 신호 선&lt;br /&gt;
|-&lt;br /&gt;
| signal integrity || 신호 무결성&lt;br /&gt;
|-&lt;br /&gt;
| signoff || 사인오프&lt;br /&gt;
|-&lt;br /&gt;
| skew || 어긋남&lt;br /&gt;
|-&lt;br /&gt;
| slew rate || 증가속도&lt;br /&gt;
|-&lt;br /&gt;
| slicing floorplan || 슬라이싱 플로어플랜&lt;br /&gt;
|-&lt;br /&gt;
| simulated annealing || 모의 담금질&lt;br /&gt;
|-&lt;br /&gt;
| single-trunk tree || 단일-줄기 트리&lt;br /&gt;
|-&lt;br /&gt;
| sizing || 크기조정&lt;br /&gt;
|-&lt;br /&gt;
| snaking || 스네이킹&lt;br /&gt;
|-&lt;br /&gt;
| soft block || 소프트 블록&lt;br /&gt;
|-&lt;br /&gt;
| spanning tree || 스패닝 트리&lt;br /&gt;
|-&lt;br /&gt;
| sparse || 희박한&lt;br /&gt;
|-&lt;br /&gt;
| specific ||  특정의&lt;br /&gt;
|-&lt;br /&gt;
| square || 제곱, 사각형&lt;br /&gt;
|-&lt;br /&gt;
| stage || 단계&lt;br /&gt;
|-&lt;br /&gt;
| standard cell ||  표준셀&lt;br /&gt;
|-&lt;br /&gt;
| successive (over)relaxation || 연속적인 이완&lt;br /&gt;
|-&lt;br /&gt;
| switchbox || 스위치박스&lt;br /&gt;
|-&lt;br /&gt;
| tapeout (of a chip) || 테이프-아웃&lt;br /&gt;
|-&lt;br /&gt;
| target || 목표&lt;br /&gt;
|-&lt;br /&gt;
| technology node || 테크놀러지 노드&lt;br /&gt;
|-&lt;br /&gt;
| termination || 종료&lt;br /&gt;
|-&lt;br /&gt;
| thickness || 두께&lt;br /&gt;
|-&lt;br /&gt;
| timing slack || 타이밍 여유분&lt;br /&gt;
|-&lt;br /&gt;
| timing-driven placement/routing || 타이밍 주도의 배치/배선&lt;br /&gt;
|-&lt;br /&gt;
| top-down || 하향식&lt;br /&gt;
|-&lt;br /&gt;
| total length || 총 길이&lt;br /&gt;
|-&lt;br /&gt;
| tradeoff || 균형, 상반관계&lt;br /&gt;
|-&lt;br /&gt;
| transition time || 천이시간&lt;br /&gt;
|-&lt;br /&gt;
| traversal || 순회&lt;br /&gt;
|-&lt;br /&gt;
| trial placement/routing || 배치/배선 시도&lt;br /&gt;
|-&lt;br /&gt;
| try || 시도(하다)&lt;br /&gt;
|-&lt;br /&gt;
| uniform || 균일한&lt;br /&gt;
|-&lt;br /&gt;
| undirected graph || 무방향 그래프&lt;br /&gt;
|-&lt;br /&gt;
| unroll || 펼치다&lt;br /&gt;
|-&lt;br /&gt;
| update || 수정하다&lt;br /&gt;
|-&lt;br /&gt;
| upstream || 선행&lt;br /&gt;
|-&lt;br /&gt;
| variable die || 가변 다이&lt;br /&gt;
|-&lt;br /&gt;
| via || 비아&lt;br /&gt;
|-&lt;br /&gt;
| violation || 위반&lt;br /&gt;
|-&lt;br /&gt;
| voltage || 전압&lt;br /&gt;
|-&lt;br /&gt;
| wafer || 웨이퍼&lt;br /&gt;
|-&lt;br /&gt;
| width || 너비&lt;br /&gt;
|-&lt;br /&gt;
| VLSI (very-large system integration) || 초대규모집적회로&lt;br /&gt;
|-&lt;br /&gt;
| VDD || 양극 공급전압&lt;br /&gt;
|-&lt;br /&gt;
| VSS || VSS, 음극 공급전압, 그라운드&lt;br /&gt;
|-&lt;br /&gt;
| yield || 수율&lt;br /&gt;
|-&lt;br /&gt;
| ZSA (zero-slack algorithm) || 제로-슬랙 알고리즘&lt;br /&gt;
|-&lt;br /&gt;
| ZST (zero-skew tree) || 제로-스큐 트리&lt;br /&gt;
|}&lt;/div&gt;</summary>
		<author><name>MCKim</name></author>	</entry>

	<entry>
		<id>http://photon.eecs.umich.edu/wiki/index.php/Korean</id>
		<title>Korean</title>
		<link rel="alternate" type="text/html" href="http://photon.eecs.umich.edu/wiki/index.php/Korean"/>
				<updated>2013-08-07T21:34:20Z</updated>
		
		<summary type="html">&lt;p&gt;MCKim: &lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;&lt;br /&gt;
Back to [[Glossary|Other Languages]]&lt;br /&gt;
= 반도체 물리적 설계 관련 용어사전 =&lt;br /&gt;
Naehyuck Chang 장래혁 &amp;lt;naehyuck(a)elpl.snu.ac.kr&amp;gt;, Soonhoi Ha 하순회 &amp;lt;sha@snu.ac.kr&amp;gt;, Taewhan Kim 김태환 &amp;lt;tkim@ssl.snu.ac.kr&amp;gt;, Myung-Chul Kim 김명철  &amp;lt;mckima(a)umich.edu&amp;gt;&lt;br /&gt;
{| class=&amp;quot;wikitable sortable&amp;quot;&lt;br /&gt;
|-&lt;br /&gt;
! English terms !! 한국어 용어&lt;br /&gt;
|-&lt;br /&gt;
| acceptance criterion  || 인정 기준&lt;br /&gt;
|-&lt;br /&gt;
| actual arrival time (AAT) || 실제 도착시간&lt;br /&gt;
|-&lt;br /&gt;
| adjacent || 인접한&lt;br /&gt;
|-&lt;br /&gt;
| admissible function || 허용 함수&lt;br /&gt;
|-&lt;br /&gt;
| alignment || 정렬&lt;br /&gt;
|-&lt;br /&gt;
| aspect ratio || 형상비&lt;br /&gt;
|-&lt;br /&gt;
| ASIC (application-specific integrated circuit) || 주문형반도체&lt;br /&gt;
|-&lt;br /&gt;
| bidirectional || 양방향의&lt;br /&gt;
|-&lt;br /&gt;
| big-oh || 빅오&lt;br /&gt;
|-&lt;br /&gt;
| bipartite graph || 이분 그래프&lt;br /&gt;
|-&lt;br /&gt;
| bottleneck || 병목&lt;br /&gt;
|-&lt;br /&gt;
| bottom-up || 상향식&lt;br /&gt;
|-&lt;br /&gt;
| bounding box || 바운딩 박스&lt;br /&gt;
|-&lt;br /&gt;
| breadth-first search (BFS) || 넓이 우선 탐색&lt;br /&gt;
|-&lt;br /&gt;
| buffer insertion, buffering || 버퍼 삽임, 버퍼링&lt;br /&gt;
|-&lt;br /&gt;
| capacitive load || 정전 용량 부하&lt;br /&gt;
|-&lt;br /&gt;
| capacity || 정전 용량&lt;br /&gt;
|-&lt;br /&gt;
| capacitance (capacitive) shielding || 정전기 가리기&lt;br /&gt;
|-&lt;br /&gt;
| channel || 채널&lt;br /&gt;
|-&lt;br /&gt;
| chip die || 칩다이&lt;br /&gt;
|-&lt;br /&gt;
| clique || 크릭&lt;br /&gt;
|-&lt;br /&gt;
| clock cycle, period || 클락 사이클, 주기&lt;br /&gt;
|-&lt;br /&gt;
| clock tree || 클락 트리&lt;br /&gt;
|-&lt;br /&gt;
| clock skew || 클락 스큐&lt;br /&gt;
|-&lt;br /&gt;
| CMOS (complementary metal oxide semiconductor) || 상보형금속산화반도체&lt;br /&gt;
|-&lt;br /&gt;
| combinational circuit || 조합 회로&lt;br /&gt;
|- &lt;br /&gt;
| combinatorial optimization || 조합 최적화&lt;br /&gt;
|-&lt;br /&gt;
| communication ||  통신&lt;br /&gt;
|-&lt;br /&gt;
| conditioning number || 조건 수치&lt;br /&gt;
|-&lt;br /&gt;
| conductor || 도체&lt;br /&gt;
|-&lt;br /&gt;
| congestion || 밀집도&lt;br /&gt;
|-&lt;br /&gt;
| congestion-driven || 밀집도-주도의&lt;br /&gt;
|-&lt;br /&gt;
| conjugate gradients || 켤레 구배법&lt;br /&gt;
|-&lt;br /&gt;
| constraint || 제약조건&lt;br /&gt;
|-&lt;br /&gt;
| converter || 변환기&lt;br /&gt;
|-&lt;br /&gt;
| convex || 볼록&lt;br /&gt;
|-&lt;br /&gt;
| correction || 교정&lt;br /&gt;
|-&lt;br /&gt;
| coupling capacitance || 커플링 정전용량&lt;br /&gt;
|-&lt;br /&gt;
| critical ||  심각한, 임계&lt;br /&gt;
|-&lt;br /&gt;
| crosstalk noise || 누화 잡음&lt;br /&gt;
|-&lt;br /&gt;
| current || 전류&lt;br /&gt;
|-&lt;br /&gt;
| curve || 곡선&lt;br /&gt;
|-&lt;br /&gt;
| data point (in a data set) || 데이터 포인트 &lt;br /&gt;
|-&lt;br /&gt;
| delay budgeting || 지연시간 허용량&lt;br /&gt;
|-&lt;br /&gt;
| delay (fall delay / rise delay) || 지연시간 (신호 하강 지연시간 / 신호 상승 지연시간)&lt;br /&gt;
|-&lt;br /&gt;
| density || 밀도&lt;br /&gt;
|-&lt;br /&gt;
| depth-first search (DFS) || 깊이-우선 탐색&lt;br /&gt;
|-&lt;br /&gt;
| derivative || 미분&lt;br /&gt;
|-&lt;br /&gt;
| design flow || 설계 흐름&lt;br /&gt;
|-&lt;br /&gt;
| design productivity crisis || 설계 생산성 위기&lt;br /&gt;
|-&lt;br /&gt;
| design rule || 설계 규칙&lt;br /&gt;
|-&lt;br /&gt;
| diamond || 다이아몬드&lt;br /&gt;
|-&lt;br /&gt;
| die || 다이&lt;br /&gt;
|-&lt;br /&gt;
| digital || 디지털&lt;br /&gt;
|-&lt;br /&gt;
| directed graph || 방향성 그래프&lt;br /&gt;
|-&lt;br /&gt;
| distribution || 배분&lt;br /&gt;
|-&lt;br /&gt;
| detour || 우회&lt;br /&gt;
|-&lt;br /&gt;
| driver || 구동기&lt;br /&gt;
|-&lt;br /&gt;
| driven (sink, pin) ||  구동된&lt;br /&gt;
|-&lt;br /&gt;
| dogleg || 도그레그&lt;br /&gt;
|-&lt;br /&gt;
| downsizing || 크기 줄이기&lt;br /&gt;
|-&lt;br /&gt;
| downstream || 다운스트림&lt;br /&gt;
|-&lt;br /&gt;
| EDA (electronic design automation) || 전자설계 자동화&lt;br /&gt;
|-&lt;br /&gt;
| edge || 간선&lt;br /&gt;
|-&lt;br /&gt;
| embedding || 내포된&lt;br /&gt;
|-&lt;br /&gt;
| engine || 엔진&lt;br /&gt;
|-&lt;br /&gt;
| estimate || 예측하다&lt;br /&gt;
|-&lt;br /&gt;
| evenly || 균일하게&lt;br /&gt;
|-&lt;br /&gt;
| evidence || 증거&lt;br /&gt;
|-&lt;br /&gt;
| excessive || 과도한&lt;br /&gt;
|-&lt;br /&gt;
| exhaustive enumeration || 완결 열거&lt;br /&gt;
|-&lt;br /&gt;
| gain || 이익&lt;br /&gt;
|-&lt;br /&gt;
| gate || 게이트&lt;br /&gt;
|-&lt;br /&gt;
| gate array || 게이트 배열&lt;br /&gt;
|-&lt;br /&gt;
| gate sizing || 게이트 크기조절&lt;br /&gt;
|-&lt;br /&gt;
| ground || 접지&lt;br /&gt;
|-&lt;br /&gt;
| fab, fabrication || 팹, 제작&lt;br /&gt;
|-&lt;br /&gt;
| fake || 가짜의&lt;br /&gt;
|-&lt;br /&gt;
| fanin || 팬인&lt;br /&gt;
|-&lt;br /&gt;
| fanout || 팬아웃&lt;br /&gt;
|-&lt;br /&gt;
| feedthrough cell || 관통 셀&lt;br /&gt;
|-&lt;br /&gt;
| fixed die || 고정 다이&lt;br /&gt;
|-&lt;br /&gt;
| flip-flop || 플립플롭&lt;br /&gt;
|-&lt;br /&gt;
| floorplanning || 플로우플랜&lt;br /&gt;
|-&lt;br /&gt;
| floorplan sizing || 프로우플랜 크기조절&lt;br /&gt;
|-&lt;br /&gt;
| flow || 흐름&lt;br /&gt;
|-&lt;br /&gt;
| force-directed || 힘균형에 의한&lt;br /&gt;
|-&lt;br /&gt;
| FIFO (first-in first-out) || 선입선출&lt;br /&gt;
|-&lt;br /&gt;
| FPGA (field-programmable gate array), PLD (programmable logic device) || 필드 프로그래머블 게이트 어레이, 설계 가능 논리 소자&lt;br /&gt;
|-&lt;br /&gt;
| full-chip routing || 칩-전체 배선&lt;br /&gt;
|-&lt;br /&gt;
| grid || 격자&lt;br /&gt;
|-&lt;br /&gt;
| hard block || 하드 블록&lt;br /&gt;
|-&lt;br /&gt;
| hardware || 하드웨어&lt;br /&gt;
|-&lt;br /&gt;
| height || 높이&lt;br /&gt;
|-&lt;br /&gt;
| hill-climbing (an optimization approach) || 언덕오르기&lt;br /&gt;
|-&lt;br /&gt;
| hold constraints || 홀드 제약 조건&lt;br /&gt;
|-&lt;br /&gt;
| HPWL || 주위 둘레 반의 선 길이&lt;br /&gt;
|-&lt;br /&gt;
| IC layout || 집적회로 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| inaccuracy || 부정확&lt;br /&gt;
|-&lt;br /&gt;
| increase || 증가&lt;br /&gt;
|-&lt;br /&gt;
| intersect || 가로자르다&lt;br /&gt;
|-&lt;br /&gt;
| insulator || 절연체&lt;br /&gt;
|-&lt;br /&gt;
| interconnect || 연결선&lt;br /&gt;
|-&lt;br /&gt;
| intrinsic delay ||  고유 지연시간&lt;br /&gt;
|-&lt;br /&gt;
| ITRS (the International Technology Roadmap for Semiconductors) || 반도체의 국제 기술 로드맵&lt;br /&gt;
|-&lt;br /&gt;
| layer assignment (for a route) || 층 배정&lt;br /&gt;
|-&lt;br /&gt;
| layout optimizations || 레이아웃 최적화들&lt;br /&gt;
|-&lt;br /&gt;
| latch || 래치&lt;br /&gt;
|-&lt;br /&gt;
| layout || 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| leakage || 누설&lt;br /&gt;
|-&lt;br /&gt;
| length || 길이&lt;br /&gt;
|-&lt;br /&gt;
| light ||  경량의&lt;br /&gt;
|-&lt;br /&gt;
| lock || 잠금&lt;br /&gt;
|-&lt;br /&gt;
| longest path || 가장 긴 경로&lt;br /&gt;
|-&lt;br /&gt;
| lookup table || 참조표&lt;br /&gt;
|-&lt;br /&gt;
| loop || 순환&lt;br /&gt;
|-&lt;br /&gt;
| Manhattan distance, L1-distance || 맨해턴-기반 거리, L1-기반 거리&lt;br /&gt;
|-&lt;br /&gt;
| mask (photomask) || 마스크(포토마스크) &lt;br /&gt;
|-&lt;br /&gt;
| mask generation || 마스크 생성&lt;br /&gt;
|-&lt;br /&gt;
| matching || 매칭&lt;br /&gt;
|-&lt;br /&gt;
| merge || 합치다&lt;br /&gt;
|-&lt;br /&gt;
| mesh || 그물구조&lt;br /&gt;
|-&lt;br /&gt;
| method of means and medians || 평균과 중간값에 의한 방법&lt;br /&gt;
|-&lt;br /&gt;
| min-cut placement || 최소컷 배치&lt;br /&gt;
|-&lt;br /&gt;
| minimum least squares || 최소 &lt;br /&gt;
|-&lt;br /&gt;
| move-based optimization || 이주-기반 최적화&lt;br /&gt;
|-&lt;br /&gt;
| move gain || 이주 이익&lt;br /&gt;
|-&lt;br /&gt;
| multistage optimization || 다단계 최적화&lt;br /&gt;
|-&lt;br /&gt;
| negligible || 무시할 정도의&lt;br /&gt;
|-&lt;br /&gt;
| negotiated congestion routing || 협상된 밀집도 배선&lt;br /&gt;
|-&lt;br /&gt;
| netlist || 넷리스트&lt;br /&gt;
|-&lt;br /&gt;
| netlist restructuring || 넷리스트 재구성하기&lt;br /&gt;
|-&lt;br /&gt;
| network || 네트워크&lt;br /&gt;
|-&lt;br /&gt;
| noise || 잡음&lt;br /&gt;
|-&lt;br /&gt;
| nonintersecting routes || 교차하지 않는 경로&lt;br /&gt;
|-&lt;br /&gt;
| nonoverlapping blocks || 겹치지 않는 블록들&lt;br /&gt;
|-&lt;br /&gt;
| nonslicing floorplan || 비슬라이싱 플로어플랜&lt;br /&gt;
|-&lt;br /&gt;
| nonuniform || 불균일의&lt;br /&gt;
|-&lt;br /&gt;
| offset || 옵셋&lt;br /&gt;
|-&lt;br /&gt;
| ordering || 순서 정하기&lt;br /&gt;
|-&lt;br /&gt;
| overlap || 겹치다&lt;br /&gt;
|-&lt;br /&gt;
| over-the-cell routing || 셀 위로의 배선&lt;br /&gt;
|-&lt;br /&gt;
| pad || 패드&lt;br /&gt;
|-&lt;br /&gt;
| partial derivative || 부분 미분&lt;br /&gt;
|-&lt;br /&gt;
| pass (in algorithms) || 단계 (패스)&lt;br /&gt;
|-&lt;br /&gt;
| path ||  경로&lt;br /&gt;
|-&lt;br /&gt;
| pattern || 패턴&lt;br /&gt;
|-&lt;br /&gt;
| pattern routing || 패턴 배선&lt;br /&gt;
|-&lt;br /&gt;
| partition || 분할&lt;br /&gt;
|-&lt;br /&gt;
| PCB (printed circuit board) || 인쇄회로기판&lt;br /&gt;
|-&lt;br /&gt;
| performance constraints || 성능제약조건들&lt;br /&gt;
|-&lt;br /&gt;
| performance optimization || 수행능력 최적화, 성능 최적화&lt;br /&gt;
|-&lt;br /&gt;
| per-unit resistance (capacitance) || 단위 저항 (전하) (전하용량)&lt;br /&gt;
|-&lt;br /&gt;
| pin || 핀&lt;br /&gt;
|-&lt;br /&gt;
| pin assignment || 핀 배정&lt;br /&gt;
|-&lt;br /&gt;
| pin ordering || 핀 순서 정하기&lt;br /&gt;
|-&lt;br /&gt;
| placement || 배치&lt;br /&gt;
|-&lt;br /&gt;
| primary inputs (outputs) || 주요 입력들 (출력들)&lt;br /&gt;
|-&lt;br /&gt;
| pole ||  극, 폴&lt;br /&gt;
|-&lt;br /&gt;
| polygon || 다각형&lt;br /&gt;
|-&lt;br /&gt;
| power || 전력&lt;br /&gt;
|-&lt;br /&gt;
| power consumption || 전력 소비&lt;br /&gt;
|-&lt;br /&gt;
| power network || 전원 네트워크 &lt;br /&gt;
|-&lt;br /&gt;
| process variation || 공정 변이&lt;br /&gt;
|-&lt;br /&gt;
| proximity || 근접&lt;br /&gt;
|-&lt;br /&gt;
| queue || 큐&lt;br /&gt;
|-&lt;br /&gt;
| rectangle || 사각형&lt;br /&gt;
|-&lt;br /&gt;
| reduce || 줄이다&lt;br /&gt;
|-&lt;br /&gt;
| refinement (of a clustered graph) (different from partition refinement) || 세밀화&lt;br /&gt;
|-&lt;br /&gt;
| remove || 제거하다&lt;br /&gt;
|-&lt;br /&gt;
| restructuring || 재구성하기&lt;br /&gt;
|-&lt;br /&gt;
| repeater || 리피터&lt;br /&gt;
|-&lt;br /&gt;
| required arrival time (RAT) || 요구도착시간, 도착 요구시간&lt;br /&gt;
|-&lt;br /&gt;
| reset || 재설정, 리셋, 초기화&lt;br /&gt;
|-&lt;br /&gt;
| resistance || 저항&lt;br /&gt;
|-&lt;br /&gt;
| resolution enhancement technique (RET) || 해상도 향상 기법&lt;br /&gt;
|-&lt;br /&gt;
| rip-up and reroute || 해체후 재배선&lt;br /&gt;
|-&lt;br /&gt;
| routing || 배선&lt;br /&gt;
|-&lt;br /&gt;
| routing congestion || 배선 밀집도&lt;br /&gt;
|-&lt;br /&gt;
| routing pitch || 배선 피치&lt;br /&gt;
|-&lt;br /&gt;
| routing track || 배선 트랙&lt;br /&gt;
|-&lt;br /&gt;
| row-based layout || 행-기반 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| runtime || 수행시간&lt;br /&gt;
|-&lt;br /&gt;
| scale || 규모&lt;br /&gt;
|-&lt;br /&gt;
| schedule || 스케쥴&lt;br /&gt;
|-&lt;br /&gt;
| segment || 부분, 세그먼트, 분절&lt;br /&gt;
|-&lt;br /&gt;
| semiconductor wafer || 반도체 웨이퍼&lt;br /&gt;
|-&lt;br /&gt;
| sequential circuit || 순차회로&lt;br /&gt;
|-&lt;br /&gt;
| set || 집합&lt;br /&gt;
|-&lt;br /&gt;
| setup constraints || 셋업 제약조건&lt;br /&gt;
|-&lt;br /&gt;
| shallow || 얕은 &lt;br /&gt;
|-&lt;br /&gt;
| shape || 형태&lt;br /&gt;
|-&lt;br /&gt;
| short-circuit || 단락&lt;br /&gt;
|-&lt;br /&gt;
| shortest-path tree || 최단경로 트리&lt;br /&gt;
|-&lt;br /&gt;
| signal net || 신호 선&lt;br /&gt;
|-&lt;br /&gt;
| signal integrity || 신호 무결성&lt;br /&gt;
|-&lt;br /&gt;
| signoff || 사인오프&lt;br /&gt;
|-&lt;br /&gt;
| skew || 어긋남&lt;br /&gt;
|-&lt;br /&gt;
| slew rate || 증가속도&lt;br /&gt;
|-&lt;br /&gt;
| slicing floorplan || 슬라이싱 플로어플랜&lt;br /&gt;
|-&lt;br /&gt;
| simulated annealing || 모의 담금질&lt;br /&gt;
|-&lt;br /&gt;
| single-trunk tree || 단일-줄기 트리&lt;br /&gt;
|-&lt;br /&gt;
| sizing || 크기조정&lt;br /&gt;
|-&lt;br /&gt;
| snaking || 스네이킹&lt;br /&gt;
|-&lt;br /&gt;
| soft block || 소프트 블록&lt;br /&gt;
|-&lt;br /&gt;
| spanning tree || 스패닝 트리&lt;br /&gt;
|-&lt;br /&gt;
| sparse || 희박한&lt;br /&gt;
|-&lt;br /&gt;
| specific ||  특정의&lt;br /&gt;
|-&lt;br /&gt;
| square || 제곱, 사각형&lt;br /&gt;
|-&lt;br /&gt;
| stage || 단계&lt;br /&gt;
|-&lt;br /&gt;
| standard cell ||  표준셀&lt;br /&gt;
|-&lt;br /&gt;
| successive (over)relaxation || 연속적인 이완&lt;br /&gt;
|-&lt;br /&gt;
| switchbox || 스위치박스&lt;br /&gt;
|-&lt;br /&gt;
| tapeout (of a chip) || 테이프-아웃&lt;br /&gt;
|-&lt;br /&gt;
| target || 목표&lt;br /&gt;
|-&lt;br /&gt;
| technology node || 테크놀러지 노드&lt;br /&gt;
|-&lt;br /&gt;
| termination || 종료&lt;br /&gt;
|-&lt;br /&gt;
| thickness || 두께&lt;br /&gt;
|-&lt;br /&gt;
| timing slack || 타이밍 여유분&lt;br /&gt;
|-&lt;br /&gt;
| timing-driven placement/routing || 타이밍 주도의 배치/배선&lt;br /&gt;
|-&lt;br /&gt;
| top-down || 하향식&lt;br /&gt;
|-&lt;br /&gt;
| total length || 총 길이&lt;br /&gt;
|-&lt;br /&gt;
| tradeoff || 균형, 상반관계&lt;br /&gt;
|-&lt;br /&gt;
| transition time || 천이시간&lt;br /&gt;
|-&lt;br /&gt;
| traversal || 순회&lt;br /&gt;
|-&lt;br /&gt;
| trial placement/routing || 배치/배선 시도&lt;br /&gt;
|-&lt;br /&gt;
| try || 시도(하다)&lt;br /&gt;
|-&lt;br /&gt;
| uniform || 균일한&lt;br /&gt;
|-&lt;br /&gt;
| undirected graph || 무방향 그래프&lt;br /&gt;
|-&lt;br /&gt;
| unroll || 펼치다&lt;br /&gt;
|-&lt;br /&gt;
| update || 수정하다&lt;br /&gt;
|-&lt;br /&gt;
| upstream || 선행&lt;br /&gt;
|-&lt;br /&gt;
| variable die || 가변 다이&lt;br /&gt;
|-&lt;br /&gt;
| via || 비아&lt;br /&gt;
|-&lt;br /&gt;
| violation || 위반&lt;br /&gt;
|-&lt;br /&gt;
| voltage || 전압&lt;br /&gt;
|-&lt;br /&gt;
| wafer || 웨이퍼&lt;br /&gt;
|-&lt;br /&gt;
| width || 너비&lt;br /&gt;
|-&lt;br /&gt;
| VLSI (very-large system integration) || 초대규모집적회로&lt;br /&gt;
|-&lt;br /&gt;
| VDD || 양극 공급전압&lt;br /&gt;
|-&lt;br /&gt;
| VSS || VSS, 음극 공급전압, 그라운드&lt;br /&gt;
|-&lt;br /&gt;
| yield || 수율&lt;br /&gt;
|-&lt;br /&gt;
| ZSA (zero-slack algorithm) || 제로-슬랙 알고리즘&lt;br /&gt;
|-&lt;br /&gt;
| ZST (zero-skew tree) || 제로-스큐 트리&lt;br /&gt;
|}&lt;/div&gt;</summary>
		<author><name>MCKim</name></author>	</entry>

	<entry>
		<id>http://photon.eecs.umich.edu/wiki/index.php/Korean</id>
		<title>Korean</title>
		<link rel="alternate" type="text/html" href="http://photon.eecs.umich.edu/wiki/index.php/Korean"/>
				<updated>2013-08-06T15:40:19Z</updated>
		
		<summary type="html">&lt;p&gt;MCKim: &lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;&lt;br /&gt;
Back to [[Glossary|Other Languages]]&lt;br /&gt;
= 반도체 물리적 설계 관련 용어사전 =&lt;br /&gt;
Naehyuck Chang 장래혁 &amp;lt;naehyuck(a)elpl.snu.ac.kr&amp;gt;, Myung-Chul Kim 김명철  &amp;lt;mckima(a)umich.edu&amp;gt;&lt;br /&gt;
{| class=&amp;quot;wikitable sortable&amp;quot;&lt;br /&gt;
|-&lt;br /&gt;
! English terms !! 한국어 용어&lt;br /&gt;
|-&lt;br /&gt;
| acceptance criterion  || 인정 기준&lt;br /&gt;
|-&lt;br /&gt;
| actual arrival time (AAT) || 실제 도착시간&lt;br /&gt;
|-&lt;br /&gt;
| adjacent || 인접한&lt;br /&gt;
|-&lt;br /&gt;
| admissible function || 허용 함수&lt;br /&gt;
|-&lt;br /&gt;
| alignment || 정렬&lt;br /&gt;
|-&lt;br /&gt;
| aspect ratio || 형상비&lt;br /&gt;
|-&lt;br /&gt;
| ASIC (application-specific integrated circuit) || 주문형반도체&lt;br /&gt;
|-&lt;br /&gt;
| bidirectional || 양방향의&lt;br /&gt;
|-&lt;br /&gt;
| big-oh || 빅오&lt;br /&gt;
|-&lt;br /&gt;
| bipartite graph || 이분 그래프&lt;br /&gt;
|-&lt;br /&gt;
| bottleneck || 병목&lt;br /&gt;
|-&lt;br /&gt;
| bottom-up || 상향식&lt;br /&gt;
|-&lt;br /&gt;
| bounding box || 바운딩 박스&lt;br /&gt;
|-&lt;br /&gt;
| breadth-first search (BFS) || 넓이 우선 탐색&lt;br /&gt;
|-&lt;br /&gt;
| buffer insertion, buffering || 버퍼 삽임, 버퍼링&lt;br /&gt;
|-&lt;br /&gt;
| capacitive load || 정전 용량 부하&lt;br /&gt;
|-&lt;br /&gt;
| capacity || 정전 용량&lt;br /&gt;
|-&lt;br /&gt;
| capacitance (capacitive) shielding || 정전기 가리기&lt;br /&gt;
|-&lt;br /&gt;
| channel || 채널&lt;br /&gt;
|-&lt;br /&gt;
| chip die || 칩다이&lt;br /&gt;
|-&lt;br /&gt;
| clique || 크릭&lt;br /&gt;
|-&lt;br /&gt;
| clock cycle, period || 클락 사이클, 주기&lt;br /&gt;
|-&lt;br /&gt;
| clock tree || 클락 트리&lt;br /&gt;
|-&lt;br /&gt;
| clock skew || 클락 스큐&lt;br /&gt;
|-&lt;br /&gt;
| CMOS (complementary metal oxide semiconductor) || 상보형금속산화반도체&lt;br /&gt;
|-&lt;br /&gt;
| combinational circuit || 조합 회로&lt;br /&gt;
|- &lt;br /&gt;
| combinatorial optimization || 조합 최적화&lt;br /&gt;
|-&lt;br /&gt;
| communication ||  통신&lt;br /&gt;
|-&lt;br /&gt;
| conditioning number || 조건 수치&lt;br /&gt;
|-&lt;br /&gt;
| conductor || 도체&lt;br /&gt;
|-&lt;br /&gt;
| congestion || 밀집도&lt;br /&gt;
|-&lt;br /&gt;
| congestion-driven || 밀집도-주도의&lt;br /&gt;
|-&lt;br /&gt;
| conjugate gradients || 켤레 구배법&lt;br /&gt;
|-&lt;br /&gt;
| constraint || 제약조건&lt;br /&gt;
|-&lt;br /&gt;
| converter || 변환기&lt;br /&gt;
|-&lt;br /&gt;
| convex || 볼록&lt;br /&gt;
|-&lt;br /&gt;
| correction || 교정&lt;br /&gt;
|-&lt;br /&gt;
| coupling capacitance || 커플링 정전용량&lt;br /&gt;
|-&lt;br /&gt;
| critical ||  심각한, 임계&lt;br /&gt;
|-&lt;br /&gt;
| crosstalk noise || 누화 잡음&lt;br /&gt;
|-&lt;br /&gt;
| current || 전류&lt;br /&gt;
|-&lt;br /&gt;
| curve || 곡선&lt;br /&gt;
|-&lt;br /&gt;
| data point (in a data set) || 데이터 포인트 &lt;br /&gt;
|-&lt;br /&gt;
| delay budgeting || 지연시간 허용량&lt;br /&gt;
|-&lt;br /&gt;
| delay (fall delay / rise delay) || 지연시간 (신호 하강 지연시간 / 신호 상승 지연시간)&lt;br /&gt;
|-&lt;br /&gt;
| density || 밀도&lt;br /&gt;
|-&lt;br /&gt;
| depth-first search (DFS) || 깊이-우선 탐색&lt;br /&gt;
|-&lt;br /&gt;
| derivative || 미분&lt;br /&gt;
|-&lt;br /&gt;
| design flow || 설계 흐름&lt;br /&gt;
|-&lt;br /&gt;
| design productivity crisis || 설계 생산성 위기&lt;br /&gt;
|-&lt;br /&gt;
| design rule || 설계 규칙&lt;br /&gt;
|-&lt;br /&gt;
| diamond || 다이아몬드&lt;br /&gt;
|-&lt;br /&gt;
| die || 다이&lt;br /&gt;
|-&lt;br /&gt;
| digital || 디지털&lt;br /&gt;
|-&lt;br /&gt;
| directed graph || 방향성 그래프&lt;br /&gt;
|-&lt;br /&gt;
| distribution || 배분&lt;br /&gt;
|-&lt;br /&gt;
| detour || 우회&lt;br /&gt;
|-&lt;br /&gt;
| driver || 구동기&lt;br /&gt;
|-&lt;br /&gt;
| driven (sink, pin) ||  구동된&lt;br /&gt;
|-&lt;br /&gt;
| dogleg || 도그레그&lt;br /&gt;
|-&lt;br /&gt;
| downsizing || 크기 줄이기&lt;br /&gt;
|-&lt;br /&gt;
| downstream || 다운스트림&lt;br /&gt;
|-&lt;br /&gt;
| EDA (electronic design automation) || 전자설계 자동화&lt;br /&gt;
|-&lt;br /&gt;
| edge || 간선&lt;br /&gt;
|-&lt;br /&gt;
| embedding || 내포된&lt;br /&gt;
|-&lt;br /&gt;
| engine || 엔진&lt;br /&gt;
|-&lt;br /&gt;
| estimate || 예측하다&lt;br /&gt;
|-&lt;br /&gt;
| evenly || 균일하게&lt;br /&gt;
|-&lt;br /&gt;
| evidence || 증거&lt;br /&gt;
|-&lt;br /&gt;
| excessive || 과도한&lt;br /&gt;
|-&lt;br /&gt;
| exhaustive enumeration || 완결 열거&lt;br /&gt;
|-&lt;br /&gt;
| gain || 이익&lt;br /&gt;
|-&lt;br /&gt;
| gate || 게이트&lt;br /&gt;
|-&lt;br /&gt;
| gate array || 게이트 배열&lt;br /&gt;
|-&lt;br /&gt;
| gate sizing || 게이트 크기조절&lt;br /&gt;
|-&lt;br /&gt;
| ground || 접지&lt;br /&gt;
|-&lt;br /&gt;
| fab, fabrication || 팹, 제작&lt;br /&gt;
|-&lt;br /&gt;
| fake || 가짜의&lt;br /&gt;
|-&lt;br /&gt;
| fanin || 팬인&lt;br /&gt;
|-&lt;br /&gt;
| fanout || 팬아웃&lt;br /&gt;
|-&lt;br /&gt;
| feedthrough cell || 관통 셀&lt;br /&gt;
|-&lt;br /&gt;
| fixed die || 고정 다이&lt;br /&gt;
|-&lt;br /&gt;
| flip-flop || 플립플롭&lt;br /&gt;
|-&lt;br /&gt;
| floorplanning || 플로우플랜&lt;br /&gt;
|-&lt;br /&gt;
| floorplan sizing || 프로우플랜 크기조절&lt;br /&gt;
|-&lt;br /&gt;
| flow || 흐름&lt;br /&gt;
|-&lt;br /&gt;
| force-directed || 힘균형에 의한&lt;br /&gt;
|-&lt;br /&gt;
| FIFO (first-in first-out) || 선입선출&lt;br /&gt;
|-&lt;br /&gt;
| FPGA (field-programmable gate array), PLD (programmable logic device) || 필드 프로그래머블 게이트 어레이, 설계 가능 논리 소자&lt;br /&gt;
|-&lt;br /&gt;
| full-chip routing || 칩-전체 배선&lt;br /&gt;
|-&lt;br /&gt;
| grid || 격자&lt;br /&gt;
|-&lt;br /&gt;
| hard block || 하드 블록&lt;br /&gt;
|-&lt;br /&gt;
| hardware || 하드웨어&lt;br /&gt;
|-&lt;br /&gt;
| height || 높이&lt;br /&gt;
|-&lt;br /&gt;
| hill-climbing (an optimization approach) || 언덕오르기&lt;br /&gt;
|-&lt;br /&gt;
| hold constraints || 홀드 제약 조건&lt;br /&gt;
|-&lt;br /&gt;
| HPWL || 주위 둘레 반의 선 길이&lt;br /&gt;
|-&lt;br /&gt;
| IC layout || 집적회로 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| inaccuracy || 부정확&lt;br /&gt;
|-&lt;br /&gt;
| increase || 증가&lt;br /&gt;
|-&lt;br /&gt;
| intersect || 가로자르다&lt;br /&gt;
|-&lt;br /&gt;
| insulator || 절연체&lt;br /&gt;
|-&lt;br /&gt;
| interconnect || 연결선&lt;br /&gt;
|-&lt;br /&gt;
| intrinsic delay ||  고유 지연시간&lt;br /&gt;
|-&lt;br /&gt;
| ITRS (the International Technology Roadmap for Semiconductors) || 반도체의 국제 기술 로드맵&lt;br /&gt;
|-&lt;br /&gt;
| layer assignment (for a route) || 층 배정&lt;br /&gt;
|-&lt;br /&gt;
| layout optimizations || 레이아웃 최적화들&lt;br /&gt;
|-&lt;br /&gt;
| latch || 래치&lt;br /&gt;
|-&lt;br /&gt;
| layout || 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| leakage || 누설&lt;br /&gt;
|-&lt;br /&gt;
| length || 길이&lt;br /&gt;
|-&lt;br /&gt;
| light ||  경량의&lt;br /&gt;
|-&lt;br /&gt;
| lock || 잠금&lt;br /&gt;
|-&lt;br /&gt;
| longest path || 가장 긴 경로&lt;br /&gt;
|-&lt;br /&gt;
| lookup table || 참조표&lt;br /&gt;
|-&lt;br /&gt;
| loop || 순환&lt;br /&gt;
|-&lt;br /&gt;
| Manhattan distance, L1-distance || 맨해턴-기반 거리, L1-기반 거리&lt;br /&gt;
|-&lt;br /&gt;
| mask (photomask) || 마스크(포토마스크) &lt;br /&gt;
|-&lt;br /&gt;
| mask generation || 마스크 생성&lt;br /&gt;
|-&lt;br /&gt;
| matching || 매칭&lt;br /&gt;
|-&lt;br /&gt;
| merge || 합치다&lt;br /&gt;
|-&lt;br /&gt;
| mesh || 그물구조&lt;br /&gt;
|-&lt;br /&gt;
| method of means and medians || 평균과 중간값에 의한 방법&lt;br /&gt;
|-&lt;br /&gt;
| min-cut placement || 최소컷 배치&lt;br /&gt;
|-&lt;br /&gt;
| minimum least squares || 최소 &lt;br /&gt;
|-&lt;br /&gt;
| move-based optimization || 이주-기반 최적화&lt;br /&gt;
|-&lt;br /&gt;
| move gain || 이주 이익&lt;br /&gt;
|-&lt;br /&gt;
| multistage optimization || 다단계 최적화&lt;br /&gt;
|-&lt;br /&gt;
| negligible || 무시할 정도의&lt;br /&gt;
|-&lt;br /&gt;
| negotiated congestion routing || 협상된 밀집도 배선&lt;br /&gt;
|-&lt;br /&gt;
| netlist || 넷리스트&lt;br /&gt;
|-&lt;br /&gt;
| netlist restructuring || 넷리스트 재구성하기&lt;br /&gt;
|-&lt;br /&gt;
| network || 네트워크&lt;br /&gt;
|-&lt;br /&gt;
| noise || 잡음&lt;br /&gt;
|-&lt;br /&gt;
| nonintersecting routes || 교차하지 않는 경로&lt;br /&gt;
|-&lt;br /&gt;
| nonoverlapping blocks || 겹치지 않는 블록들&lt;br /&gt;
|-&lt;br /&gt;
| nonslicing floorplan || 비슬라이싱 플로어플랜&lt;br /&gt;
|-&lt;br /&gt;
| nonuniform || 불균일의&lt;br /&gt;
|-&lt;br /&gt;
| offset || 옵셋&lt;br /&gt;
|-&lt;br /&gt;
| ordering || 순서 정하기&lt;br /&gt;
|-&lt;br /&gt;
| overlap || 겹치다&lt;br /&gt;
|-&lt;br /&gt;
| over-the-cell routing || 셀 위로의 배선&lt;br /&gt;
|-&lt;br /&gt;
| pad || 패드&lt;br /&gt;
|-&lt;br /&gt;
| partial derivative || 부분 미분&lt;br /&gt;
|-&lt;br /&gt;
| pass (in algorithms) || 단계 (패스)&lt;br /&gt;
|-&lt;br /&gt;
| path ||  경로&lt;br /&gt;
|-&lt;br /&gt;
| pattern || 패턴&lt;br /&gt;
|-&lt;br /&gt;
| pattern routing || 패턴 배선&lt;br /&gt;
|-&lt;br /&gt;
| partition || 분할&lt;br /&gt;
|-&lt;br /&gt;
| PCB (printed circuit board) || 인쇄회로기판&lt;br /&gt;
|-&lt;br /&gt;
| performance constraints || 성능제약조건들&lt;br /&gt;
|-&lt;br /&gt;
| performance optimization || 수행능력 최적화, 성능 최적화&lt;br /&gt;
|-&lt;br /&gt;
| per-unit resistance (capacitance) || 단위 저항 (전하) (전하용량)&lt;br /&gt;
|-&lt;br /&gt;
| pin || 핀&lt;br /&gt;
|-&lt;br /&gt;
| pin assignment || 핀 배정&lt;br /&gt;
|-&lt;br /&gt;
| pin ordering || 핀 순서 정하기&lt;br /&gt;
|-&lt;br /&gt;
| placement || 배치&lt;br /&gt;
|-&lt;br /&gt;
| primary inputs (outputs) || 주요 입력들 (출력들)&lt;br /&gt;
|-&lt;br /&gt;
| pole ||  극, 폴&lt;br /&gt;
|-&lt;br /&gt;
| polygon || 다각형&lt;br /&gt;
|-&lt;br /&gt;
| power || 전력&lt;br /&gt;
|-&lt;br /&gt;
| power consumption || 전력 소비&lt;br /&gt;
|-&lt;br /&gt;
| power network || 전원 네트워크 &lt;br /&gt;
|-&lt;br /&gt;
| process variation || 공정 변이&lt;br /&gt;
|-&lt;br /&gt;
| proximity || 근접&lt;br /&gt;
|-&lt;br /&gt;
| queue || 큐&lt;br /&gt;
|-&lt;br /&gt;
| rectangle || 사각형&lt;br /&gt;
|-&lt;br /&gt;
| reduce || 줄이다&lt;br /&gt;
|-&lt;br /&gt;
| refinement (of a clustered graph) (different from partition refinement) || 세밀화&lt;br /&gt;
|-&lt;br /&gt;
| remove || 제거하다&lt;br /&gt;
|-&lt;br /&gt;
| restructuring || 재구성하기&lt;br /&gt;
|-&lt;br /&gt;
| repeater || 리피터&lt;br /&gt;
|-&lt;br /&gt;
| required arrival time (RAT) || 요구도착시간, 도착 요구시간&lt;br /&gt;
|-&lt;br /&gt;
| reset || 재설정, 리셋, 초기화&lt;br /&gt;
|-&lt;br /&gt;
| resistance || 저항&lt;br /&gt;
|-&lt;br /&gt;
| resolution enhancement technique (RET) || 해상도 향상 기법&lt;br /&gt;
|-&lt;br /&gt;
| rip-up and reroute || 해체후 재배선&lt;br /&gt;
|-&lt;br /&gt;
| routing || 배선&lt;br /&gt;
|-&lt;br /&gt;
| routing congestion || 배선 밀집도&lt;br /&gt;
|-&lt;br /&gt;
| routing pitch || 배선 피치&lt;br /&gt;
|-&lt;br /&gt;
| routing track || 배선 트랙&lt;br /&gt;
|-&lt;br /&gt;
| row-based layout || 행-기반 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| runtime || 수행시간&lt;br /&gt;
|-&lt;br /&gt;
| scale || 규모&lt;br /&gt;
|-&lt;br /&gt;
| schedule || 스케쥴&lt;br /&gt;
|-&lt;br /&gt;
| segment || 부분, 세그먼트, 분절&lt;br /&gt;
|-&lt;br /&gt;
| semiconductor wafer || 반도체 웨이퍼&lt;br /&gt;
|-&lt;br /&gt;
| sequential circuit || 순차회로&lt;br /&gt;
|-&lt;br /&gt;
| set || 집합&lt;br /&gt;
|-&lt;br /&gt;
| setup constraints || 셋업 제약조건&lt;br /&gt;
|-&lt;br /&gt;
| shallow || 얕은 &lt;br /&gt;
|-&lt;br /&gt;
| shape || 형태&lt;br /&gt;
|-&lt;br /&gt;
| short-circuit || 단락&lt;br /&gt;
|-&lt;br /&gt;
| shortest-path tree || 최단경로 트리&lt;br /&gt;
|-&lt;br /&gt;
| signal net || 신호 선&lt;br /&gt;
|-&lt;br /&gt;
| signal integrity || 신호 무결성&lt;br /&gt;
|-&lt;br /&gt;
| signoff || 사인오프&lt;br /&gt;
|-&lt;br /&gt;
| skew || 어긋남&lt;br /&gt;
|-&lt;br /&gt;
| slew rate || 증가속도&lt;br /&gt;
|-&lt;br /&gt;
| slicing floorplan || 슬라이싱 플로어플랜&lt;br /&gt;
|-&lt;br /&gt;
| simulated annealing || 모의 담금질&lt;br /&gt;
|-&lt;br /&gt;
| single-trunk tree || 단일-줄기 트리&lt;br /&gt;
|-&lt;br /&gt;
| sizing || 크기조정&lt;br /&gt;
|-&lt;br /&gt;
| snaking || 스네이킹&lt;br /&gt;
|-&lt;br /&gt;
| soft block || 소프트 블록&lt;br /&gt;
|-&lt;br /&gt;
| spanning tree || 스패닝 트리&lt;br /&gt;
|-&lt;br /&gt;
| sparse || 희박한&lt;br /&gt;
|-&lt;br /&gt;
| specific ||  특정의&lt;br /&gt;
|-&lt;br /&gt;
| square || 제곱, 사각형&lt;br /&gt;
|-&lt;br /&gt;
| stage || 단계&lt;br /&gt;
|-&lt;br /&gt;
| standard cell ||  표준셀&lt;br /&gt;
|-&lt;br /&gt;
| successive (over)relaxation || 연속적인 이완&lt;br /&gt;
|-&lt;br /&gt;
| switchbox || 스위치박스&lt;br /&gt;
|-&lt;br /&gt;
| tapeout (of a chip) || 테이프-아웃&lt;br /&gt;
|-&lt;br /&gt;
| target || 목표&lt;br /&gt;
|-&lt;br /&gt;
| technology node || 테크놀러지 노드&lt;br /&gt;
|-&lt;br /&gt;
| termination || 종료&lt;br /&gt;
|-&lt;br /&gt;
| thickness || 두께&lt;br /&gt;
|-&lt;br /&gt;
| timing slack || 타이밍 여유분&lt;br /&gt;
|-&lt;br /&gt;
| timing-driven placement/routing || 타이밍 주도의 배치/배선&lt;br /&gt;
|-&lt;br /&gt;
| top-down || 하향식&lt;br /&gt;
|-&lt;br /&gt;
| total length || 총 길이&lt;br /&gt;
|-&lt;br /&gt;
| tradeoff || 균형, 상반관계&lt;br /&gt;
|-&lt;br /&gt;
| transition time || 천이시간&lt;br /&gt;
|-&lt;br /&gt;
| traversal || 순회&lt;br /&gt;
|-&lt;br /&gt;
| trial placement/routing || 배치/배선 시도&lt;br /&gt;
|-&lt;br /&gt;
| try || 시도(하다)&lt;br /&gt;
|-&lt;br /&gt;
| uniform || 균일한&lt;br /&gt;
|-&lt;br /&gt;
| undirected graph || 무방향 그래프&lt;br /&gt;
|-&lt;br /&gt;
| unroll || 펼치다&lt;br /&gt;
|-&lt;br /&gt;
| update || 수정하다&lt;br /&gt;
|-&lt;br /&gt;
| upstream || 선행&lt;br /&gt;
|-&lt;br /&gt;
| variable die || 가변 다이&lt;br /&gt;
|-&lt;br /&gt;
| via || 비아&lt;br /&gt;
|-&lt;br /&gt;
| violation || 위반&lt;br /&gt;
|-&lt;br /&gt;
| voltage || 전압&lt;br /&gt;
|-&lt;br /&gt;
| wafer || 웨이퍼&lt;br /&gt;
|-&lt;br /&gt;
| width || 너비&lt;br /&gt;
|-&lt;br /&gt;
| VLSI (very-large system integration) || 초대규모집적회로&lt;br /&gt;
|-&lt;br /&gt;
| VDD || 양극 공급전압&lt;br /&gt;
|-&lt;br /&gt;
| VSS || VSS, 음극 공급전압, 그라운드&lt;br /&gt;
|-&lt;br /&gt;
| yield || 수율&lt;br /&gt;
|-&lt;br /&gt;
| ZSA (zero-slack algorithm) || 제로-슬랙 알고리즘&lt;br /&gt;
|-&lt;br /&gt;
| ZST (zero-skew tree) || 제로-스큐 트리&lt;br /&gt;
|}&lt;/div&gt;</summary>
		<author><name>MCKim</name></author>	</entry>

	<entry>
		<id>http://photon.eecs.umich.edu/wiki/index.php/Korean</id>
		<title>Korean</title>
		<link rel="alternate" type="text/html" href="http://photon.eecs.umich.edu/wiki/index.php/Korean"/>
				<updated>2013-08-06T15:38:13Z</updated>
		
		<summary type="html">&lt;p&gt;MCKim: &lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;&lt;br /&gt;
Back to [[Glossary|Other Languages]]&lt;br /&gt;
= 반도체 물리적 설계 관련 용어사전 =&lt;br /&gt;
Naehyuck Chang 장래혁 &amp;lt;naehyuck@elpl.snu.ac.kr&amp;gt;, Myung-Chul Kim 김명철  &amp;lt;mckima(a)umich.edu&amp;gt;&lt;br /&gt;
{| class=&amp;quot;wikitable sortable&amp;quot;&lt;br /&gt;
|-&lt;br /&gt;
! English terms !! 한국어 용어&lt;br /&gt;
|-&lt;br /&gt;
| acceptance criterion  || 인정 기준&lt;br /&gt;
|-&lt;br /&gt;
| actual arrival time (AAT) || 실제 도착시간&lt;br /&gt;
|-&lt;br /&gt;
| adjacent || 인접한&lt;br /&gt;
|-&lt;br /&gt;
| admissible function || 허용 함수&lt;br /&gt;
|-&lt;br /&gt;
| alignment || 정렬&lt;br /&gt;
|-&lt;br /&gt;
| aspect ratio || 형상비&lt;br /&gt;
|-&lt;br /&gt;
| ASIC (application-specific integrated circuit) || 주문형반도체&lt;br /&gt;
|-&lt;br /&gt;
| bidirectional || 양방향의&lt;br /&gt;
|-&lt;br /&gt;
| big-oh || 빅오&lt;br /&gt;
|-&lt;br /&gt;
| bipartite graph || 이분 그래프&lt;br /&gt;
|-&lt;br /&gt;
| bottleneck || 병목&lt;br /&gt;
|-&lt;br /&gt;
| bottom-up || 상향식&lt;br /&gt;
|-&lt;br /&gt;
| bounding box || 바운딩 박스&lt;br /&gt;
|-&lt;br /&gt;
| breadth-first search (BFS) || 넓이 우선 탐색&lt;br /&gt;
|-&lt;br /&gt;
| buffer insertion, buffering || 버퍼 삽임, 버퍼링&lt;br /&gt;
|-&lt;br /&gt;
| capacitive load || 정전 용량 부하&lt;br /&gt;
|-&lt;br /&gt;
| capacity || 정전 용량&lt;br /&gt;
|-&lt;br /&gt;
| capacitance (capacitive) shielding || 정전기 가리기&lt;br /&gt;
|-&lt;br /&gt;
| channel || 채널&lt;br /&gt;
|-&lt;br /&gt;
| chip die || 칩다이&lt;br /&gt;
|-&lt;br /&gt;
| clique || 크릭&lt;br /&gt;
|-&lt;br /&gt;
| clock cycle, period || 클락 사이클, 주기&lt;br /&gt;
|-&lt;br /&gt;
| clock tree || 클락 트리&lt;br /&gt;
|-&lt;br /&gt;
| clock skew || 클락 스큐&lt;br /&gt;
|-&lt;br /&gt;
| CMOS (complementary metal oxide semiconductor) || 상보형금속산화반도체&lt;br /&gt;
|-&lt;br /&gt;
| combinational circuit || 조합 회로&lt;br /&gt;
|- &lt;br /&gt;
| combinatorial optimization || 조합 최적화&lt;br /&gt;
|-&lt;br /&gt;
| communication ||  통신&lt;br /&gt;
|-&lt;br /&gt;
| conditioning number || 조건 수치&lt;br /&gt;
|-&lt;br /&gt;
| conductor || 도체&lt;br /&gt;
|-&lt;br /&gt;
| congestion || 밀집도&lt;br /&gt;
|-&lt;br /&gt;
| congestion-driven || 밀집도-주도의&lt;br /&gt;
|-&lt;br /&gt;
| conjugate gradients || 켤레 구배법&lt;br /&gt;
|-&lt;br /&gt;
| constraint || 제약조건&lt;br /&gt;
|-&lt;br /&gt;
| converter || 변환기&lt;br /&gt;
|-&lt;br /&gt;
| convex || 볼록&lt;br /&gt;
|-&lt;br /&gt;
| correction || 교정&lt;br /&gt;
|-&lt;br /&gt;
| coupling capacitance || 커플링 정전용량&lt;br /&gt;
|-&lt;br /&gt;
| critical ||  심각한, 임계&lt;br /&gt;
|-&lt;br /&gt;
| crosstalk noise || 누화 잡음&lt;br /&gt;
|-&lt;br /&gt;
| current || 전류&lt;br /&gt;
|-&lt;br /&gt;
| curve || 곡선&lt;br /&gt;
|-&lt;br /&gt;
| data point (in a data set) || 데이터 포인트 &lt;br /&gt;
|-&lt;br /&gt;
| delay budgeting || 지연시간 허용량&lt;br /&gt;
|-&lt;br /&gt;
| delay (fall delay / rise delay) || 지연시간 (신호 하강 지연시간 / 신호 상승 지연시간)&lt;br /&gt;
|-&lt;br /&gt;
| density || 밀도&lt;br /&gt;
|-&lt;br /&gt;
| depth-first search (DFS) || 깊이-우선 탐색&lt;br /&gt;
|-&lt;br /&gt;
| derivative || 미분&lt;br /&gt;
|-&lt;br /&gt;
| design flow || 설계 흐름&lt;br /&gt;
|-&lt;br /&gt;
| design productivity crisis || 설계 생산성 위기&lt;br /&gt;
|-&lt;br /&gt;
| design rule || 설계 규칙&lt;br /&gt;
|-&lt;br /&gt;
| diamond || 다이아몬드&lt;br /&gt;
|-&lt;br /&gt;
| die || 다이&lt;br /&gt;
|-&lt;br /&gt;
| digital || 디지털&lt;br /&gt;
|-&lt;br /&gt;
| directed graph || 방향성 그래프&lt;br /&gt;
|-&lt;br /&gt;
| distribution || 배분&lt;br /&gt;
|-&lt;br /&gt;
| detour || 우회&lt;br /&gt;
|-&lt;br /&gt;
| driver || 구동기&lt;br /&gt;
|-&lt;br /&gt;
| driven (sink, pin) ||  구동된&lt;br /&gt;
|-&lt;br /&gt;
| dogleg || 도그레그&lt;br /&gt;
|-&lt;br /&gt;
| downsizing || 크기 줄이기&lt;br /&gt;
|-&lt;br /&gt;
| downstream || 다운스트림&lt;br /&gt;
|-&lt;br /&gt;
| EDA (electronic design automation) || 전자설계 자동화&lt;br /&gt;
|-&lt;br /&gt;
| edge || 간선&lt;br /&gt;
|-&lt;br /&gt;
| embedding || 내포된&lt;br /&gt;
|-&lt;br /&gt;
| engine || 엔진&lt;br /&gt;
|-&lt;br /&gt;
| estimate || 예측하다&lt;br /&gt;
|-&lt;br /&gt;
| evenly || 균일하게&lt;br /&gt;
|-&lt;br /&gt;
| evidence || 증거&lt;br /&gt;
|-&lt;br /&gt;
| excessive || 과도한&lt;br /&gt;
|-&lt;br /&gt;
| exhaustive enumeration || 완결 열거&lt;br /&gt;
|-&lt;br /&gt;
| gain || 이익&lt;br /&gt;
|-&lt;br /&gt;
| gate || 게이트&lt;br /&gt;
|-&lt;br /&gt;
| gate array || 게이트 배열&lt;br /&gt;
|-&lt;br /&gt;
| gate sizing || 게이트 크기조절&lt;br /&gt;
|-&lt;br /&gt;
| ground || 접지&lt;br /&gt;
|-&lt;br /&gt;
| fab, fabrication || 팹, 제작&lt;br /&gt;
|-&lt;br /&gt;
| fake || 가짜의&lt;br /&gt;
|-&lt;br /&gt;
| fanin || 팬인&lt;br /&gt;
|-&lt;br /&gt;
| fanout || 팬아웃&lt;br /&gt;
|-&lt;br /&gt;
| feedthrough cell || 관통 셀&lt;br /&gt;
|-&lt;br /&gt;
| fixed die || 고정 다이&lt;br /&gt;
|-&lt;br /&gt;
| flip-flop || 플립플롭&lt;br /&gt;
|-&lt;br /&gt;
| floorplanning || 플로우플랜&lt;br /&gt;
|-&lt;br /&gt;
| floorplan sizing || 프로우플랜 크기조절&lt;br /&gt;
|-&lt;br /&gt;
| flow || 흐름&lt;br /&gt;
|-&lt;br /&gt;
| force-directed || 힘균형에 의한&lt;br /&gt;
|-&lt;br /&gt;
| FIFO (first-in first-out) || 선입선출&lt;br /&gt;
|-&lt;br /&gt;
| FPGA (field-programmable gate array), PLD (programmable logic device) || 필드 프로그래머블 게이트 어레이, 설계 가능 논리 소자&lt;br /&gt;
|-&lt;br /&gt;
| full-chip routing || 칩-전체 배선&lt;br /&gt;
|-&lt;br /&gt;
| grid || 격자&lt;br /&gt;
|-&lt;br /&gt;
| hard block || 하드 블록&lt;br /&gt;
|-&lt;br /&gt;
| hardware || 하드웨어&lt;br /&gt;
|-&lt;br /&gt;
| height || 높이&lt;br /&gt;
|-&lt;br /&gt;
| hill-climbing (an optimization approach) || 언덕오르기&lt;br /&gt;
|-&lt;br /&gt;
| hold constraints || 홀드 제약 조건&lt;br /&gt;
|-&lt;br /&gt;
| HPWL || 주위 둘레 반의 선 길이&lt;br /&gt;
|-&lt;br /&gt;
| IC layout || 집적회로 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| inaccuracy || 부정확&lt;br /&gt;
|-&lt;br /&gt;
| increase || 증가&lt;br /&gt;
|-&lt;br /&gt;
| intersect || 가로자르다&lt;br /&gt;
|-&lt;br /&gt;
| insulator || 절연체&lt;br /&gt;
|-&lt;br /&gt;
| interconnect || 연결선&lt;br /&gt;
|-&lt;br /&gt;
| intrinsic delay ||  고유 지연시간&lt;br /&gt;
|-&lt;br /&gt;
| ITRS (the International Technology Roadmap for Semiconductors) || 반도체의 국제 기술 로드맵&lt;br /&gt;
|-&lt;br /&gt;
| layer assignment (for a route) || 층 배정&lt;br /&gt;
|-&lt;br /&gt;
| layout optimizations || 레이아웃 최적화들&lt;br /&gt;
|-&lt;br /&gt;
| latch || 래치&lt;br /&gt;
|-&lt;br /&gt;
| layout || 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| leakage || 누설&lt;br /&gt;
|-&lt;br /&gt;
| length || 길이&lt;br /&gt;
|-&lt;br /&gt;
| light ||  경량의&lt;br /&gt;
|-&lt;br /&gt;
| lock || 잠금&lt;br /&gt;
|-&lt;br /&gt;
| longest path || 가장 긴 경로&lt;br /&gt;
|-&lt;br /&gt;
| lookup table || 참조표&lt;br /&gt;
|-&lt;br /&gt;
| loop || 순환&lt;br /&gt;
|-&lt;br /&gt;
| Manhattan distance, L1-distance || 맨해턴-기반 거리, L1-기반 거리&lt;br /&gt;
|-&lt;br /&gt;
| mask (photomask) || 마스크(포토마스크) &lt;br /&gt;
|-&lt;br /&gt;
| mask generation || 마스크 생성&lt;br /&gt;
|-&lt;br /&gt;
| matching || 매칭&lt;br /&gt;
|-&lt;br /&gt;
| merge || 합치다&lt;br /&gt;
|-&lt;br /&gt;
| mesh || 그물구조&lt;br /&gt;
|-&lt;br /&gt;
| method of means and medians || 평균과 중간값에 의한 방법&lt;br /&gt;
|-&lt;br /&gt;
| min-cut placement || 최소컷 배치&lt;br /&gt;
|-&lt;br /&gt;
| minimum least squares || 최소 &lt;br /&gt;
|-&lt;br /&gt;
| move-based optimization || 이주-기반 최적화&lt;br /&gt;
|-&lt;br /&gt;
| move gain || 이주 이익&lt;br /&gt;
|-&lt;br /&gt;
| multistage optimization || 다단계 최적화&lt;br /&gt;
|-&lt;br /&gt;
| negligible || 무시할 정도의&lt;br /&gt;
|-&lt;br /&gt;
| negotiated congestion routing || 협상된 밀집도 배선&lt;br /&gt;
|-&lt;br /&gt;
| netlist || 넷리스트&lt;br /&gt;
|-&lt;br /&gt;
| netlist restructuring || 넷리스트 재구성하기&lt;br /&gt;
|-&lt;br /&gt;
| network || 네트워크&lt;br /&gt;
|-&lt;br /&gt;
| noise || 잡음&lt;br /&gt;
|-&lt;br /&gt;
| nonintersecting routes || 교차하지 않는 경로&lt;br /&gt;
|-&lt;br /&gt;
| nonoverlapping blocks || 겹치지 않는 블록들&lt;br /&gt;
|-&lt;br /&gt;
| nonslicing floorplan || 비슬라이싱 플로어플랜&lt;br /&gt;
|-&lt;br /&gt;
| nonuniform || 불균일의&lt;br /&gt;
|-&lt;br /&gt;
| offset || 옵셋&lt;br /&gt;
|-&lt;br /&gt;
| ordering || 순서 정하기&lt;br /&gt;
|-&lt;br /&gt;
| overlap || 겹치다&lt;br /&gt;
|-&lt;br /&gt;
| over-the-cell routing || 셀 위로의 배선&lt;br /&gt;
|-&lt;br /&gt;
| pad || 패드&lt;br /&gt;
|-&lt;br /&gt;
| partial derivative || 부분 미분&lt;br /&gt;
|-&lt;br /&gt;
| pass (in algorithms) || 단계 (패스)&lt;br /&gt;
|-&lt;br /&gt;
| path ||  경로&lt;br /&gt;
|-&lt;br /&gt;
| pattern || 패턴&lt;br /&gt;
|-&lt;br /&gt;
| pattern routing || 패턴 배선&lt;br /&gt;
|-&lt;br /&gt;
| partition || 분할&lt;br /&gt;
|-&lt;br /&gt;
| PCB (printed circuit board) || 인쇄회로기판&lt;br /&gt;
|-&lt;br /&gt;
| performance constraints || 성능제약조건들&lt;br /&gt;
|-&lt;br /&gt;
| performance optimization || 수행능력 최적화, 성능 최적화&lt;br /&gt;
|-&lt;br /&gt;
| per-unit resistance (capacitance) || 단위 저항 (전하) (전하용량)&lt;br /&gt;
|-&lt;br /&gt;
| pin || 핀&lt;br /&gt;
|-&lt;br /&gt;
| pin assignment || 핀 배정&lt;br /&gt;
|-&lt;br /&gt;
| pin ordering || 핀 순서 정하기&lt;br /&gt;
|-&lt;br /&gt;
| placement || 배치&lt;br /&gt;
|-&lt;br /&gt;
| primary inputs (outputs) || 주요 입력들 (출력들)&lt;br /&gt;
|-&lt;br /&gt;
| pole ||  극, 폴&lt;br /&gt;
|-&lt;br /&gt;
| polygon || 다각형&lt;br /&gt;
|-&lt;br /&gt;
| power || 전력&lt;br /&gt;
|-&lt;br /&gt;
| power consumption || 전력 소비&lt;br /&gt;
|-&lt;br /&gt;
| power network || 전원 네트워크 &lt;br /&gt;
|-&lt;br /&gt;
| process variation || 공정 변이&lt;br /&gt;
|-&lt;br /&gt;
| proximity || 근접&lt;br /&gt;
|-&lt;br /&gt;
| queue || 큐&lt;br /&gt;
|-&lt;br /&gt;
| rectangle || 사각형&lt;br /&gt;
|-&lt;br /&gt;
| reduce || 줄이다&lt;br /&gt;
|-&lt;br /&gt;
| refinement (of a clustered graph) (different from partition refinement) || 세밀화&lt;br /&gt;
|-&lt;br /&gt;
| remove || 제거하다&lt;br /&gt;
|-&lt;br /&gt;
| restructuring || 재구성하기&lt;br /&gt;
|-&lt;br /&gt;
| repeater || 리피터&lt;br /&gt;
|-&lt;br /&gt;
| required arrival time (RAT) || 요구도착시간, 도착 요구시간&lt;br /&gt;
|-&lt;br /&gt;
| reset || 재설정, 리셋, 초기화&lt;br /&gt;
|-&lt;br /&gt;
| resistance || 저항&lt;br /&gt;
|-&lt;br /&gt;
| resolution enhancement technique (RET) || 해상도 향상 기법&lt;br /&gt;
|-&lt;br /&gt;
| rip-up and reroute || 해체후 재배선&lt;br /&gt;
|-&lt;br /&gt;
| routing || 배선&lt;br /&gt;
|-&lt;br /&gt;
| routing congestion || 배선 밀집도&lt;br /&gt;
|-&lt;br /&gt;
| routing pitch || 배선 피치&lt;br /&gt;
|-&lt;br /&gt;
| routing track || 배선 트랙&lt;br /&gt;
|-&lt;br /&gt;
| row-based layout || 행-기반 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| runtime || 수행시간&lt;br /&gt;
|-&lt;br /&gt;
| scale || 규모&lt;br /&gt;
|-&lt;br /&gt;
| schedule || 스케쥴&lt;br /&gt;
|-&lt;br /&gt;
| segment || 부분, 세그먼트, 분절&lt;br /&gt;
|-&lt;br /&gt;
| semiconductor wafer || 반도체 웨이퍼&lt;br /&gt;
|-&lt;br /&gt;
| sequential circuit || 순차회로&lt;br /&gt;
|-&lt;br /&gt;
| set || 집합&lt;br /&gt;
|-&lt;br /&gt;
| setup constraints || 셋업 제약조건&lt;br /&gt;
|-&lt;br /&gt;
| shallow || 얕은 &lt;br /&gt;
|-&lt;br /&gt;
| shape || 형태&lt;br /&gt;
|-&lt;br /&gt;
| short-circuit || 단락&lt;br /&gt;
|-&lt;br /&gt;
| shortest-path tree || 최단경로 트리&lt;br /&gt;
|-&lt;br /&gt;
| signal net || 신호 선&lt;br /&gt;
|-&lt;br /&gt;
| signal integrity || 신호 무결성&lt;br /&gt;
|-&lt;br /&gt;
| signoff || 사인오프&lt;br /&gt;
|-&lt;br /&gt;
| skew || 어긋남&lt;br /&gt;
|-&lt;br /&gt;
| slew rate || 증가속도&lt;br /&gt;
|-&lt;br /&gt;
| slicing floorplan || 슬라이싱 플로어플랜&lt;br /&gt;
|-&lt;br /&gt;
| simulated annealing || 모의 담금질&lt;br /&gt;
|-&lt;br /&gt;
| single-trunk tree || 단일-줄기 트리&lt;br /&gt;
|-&lt;br /&gt;
| sizing || 크기조정&lt;br /&gt;
|-&lt;br /&gt;
| snaking || 스네이킹&lt;br /&gt;
|-&lt;br /&gt;
| soft block || 소프트 블록&lt;br /&gt;
|-&lt;br /&gt;
| spanning tree || 스패닝 트리&lt;br /&gt;
|-&lt;br /&gt;
| sparse || 희박한&lt;br /&gt;
|-&lt;br /&gt;
| specific ||  특정의&lt;br /&gt;
|-&lt;br /&gt;
| square || 제곱, 사각형&lt;br /&gt;
|-&lt;br /&gt;
| stage || 단계&lt;br /&gt;
|-&lt;br /&gt;
| standard cell ||  표준셀&lt;br /&gt;
|-&lt;br /&gt;
| successive (over)relaxation || 연속적인 이완&lt;br /&gt;
|-&lt;br /&gt;
| switchbox || 스위치박스&lt;br /&gt;
|-&lt;br /&gt;
| tapeout (of a chip) || 테이프-아웃&lt;br /&gt;
|-&lt;br /&gt;
| target || 목표&lt;br /&gt;
|-&lt;br /&gt;
| technology node || 테크놀러지 노드&lt;br /&gt;
|-&lt;br /&gt;
| termination || 종료&lt;br /&gt;
|-&lt;br /&gt;
| thickness || 두께&lt;br /&gt;
|-&lt;br /&gt;
| timing slack || 타이밍 여유분&lt;br /&gt;
|-&lt;br /&gt;
| timing-driven placement/routing || 타이밍 주도의 배치/배선&lt;br /&gt;
|-&lt;br /&gt;
| top-down || 하향식&lt;br /&gt;
|-&lt;br /&gt;
| total length || 총 길이&lt;br /&gt;
|-&lt;br /&gt;
| tradeoff || 균형, 상반관계&lt;br /&gt;
|-&lt;br /&gt;
| transition time || 천이시간&lt;br /&gt;
|-&lt;br /&gt;
| traversal || 순회&lt;br /&gt;
|-&lt;br /&gt;
| trial placement/routing || 배치/배선 시도&lt;br /&gt;
|-&lt;br /&gt;
| try || 시도(하다)&lt;br /&gt;
|-&lt;br /&gt;
| uniform || 균일한&lt;br /&gt;
|-&lt;br /&gt;
| undirected graph || 무방향 그래프&lt;br /&gt;
|-&lt;br /&gt;
| unroll || 펼치다&lt;br /&gt;
|-&lt;br /&gt;
| update || 수정하다&lt;br /&gt;
|-&lt;br /&gt;
| upstream || 선행&lt;br /&gt;
|-&lt;br /&gt;
| variable die || 가변 다이&lt;br /&gt;
|-&lt;br /&gt;
| via || 비아&lt;br /&gt;
|-&lt;br /&gt;
| violation || 위반&lt;br /&gt;
|-&lt;br /&gt;
| voltage || 전압&lt;br /&gt;
|-&lt;br /&gt;
| wafer || 웨이퍼&lt;br /&gt;
|-&lt;br /&gt;
| width || 너비&lt;br /&gt;
|-&lt;br /&gt;
| VLSI (very-large system integration) || 초대규모집적회로&lt;br /&gt;
|-&lt;br /&gt;
| VDD || 양극 공급전압&lt;br /&gt;
|-&lt;br /&gt;
| VSS || VSS, 음극 공급전압, 그라운드&lt;br /&gt;
|-&lt;br /&gt;
| yield || 수율&lt;br /&gt;
|-&lt;br /&gt;
| ZSA (zero-slack algorithm) || 제로-슬랙 알고리즘&lt;br /&gt;
|-&lt;br /&gt;
| ZST (zero-skew tree) || 제로-스큐 트리&lt;br /&gt;
|}&lt;/div&gt;</summary>
		<author><name>MCKim</name></author>	</entry>

	<entry>
		<id>http://photon.eecs.umich.edu/wiki/index.php/Korean</id>
		<title>Korean</title>
		<link rel="alternate" type="text/html" href="http://photon.eecs.umich.edu/wiki/index.php/Korean"/>
				<updated>2013-08-06T15:36:43Z</updated>
		
		<summary type="html">&lt;p&gt;MCKim: &lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;&lt;br /&gt;
Back to [[Glossary|Other Languages]]&lt;br /&gt;
= 반도체 물리적 설계 관련 용어사전 =&lt;br /&gt;
Naehyuck Chang 장내혁 &amp;lt;naehyuck@elpl.snu.ac.kr&amp;gt;, Myung-Chul Kim 김명철  &amp;lt;mckima(a)umich.edu&amp;gt;&lt;br /&gt;
{| class=&amp;quot;wikitable sortable&amp;quot;&lt;br /&gt;
|-&lt;br /&gt;
! English terms !! 한국어 용어&lt;br /&gt;
|-&lt;br /&gt;
| acceptance criterion  || 인정 기준&lt;br /&gt;
|-&lt;br /&gt;
| actual arrival time (AAT) || 실제 도착시간&lt;br /&gt;
|-&lt;br /&gt;
| adjacent || 인접한&lt;br /&gt;
|-&lt;br /&gt;
| admissible function || 허용 함수&lt;br /&gt;
|-&lt;br /&gt;
| alignment || 정렬&lt;br /&gt;
|-&lt;br /&gt;
| aspect ratio || 형상비&lt;br /&gt;
|-&lt;br /&gt;
| ASIC (application-specific integrated circuit) || 주문형반도체&lt;br /&gt;
|-&lt;br /&gt;
| bidirectional || 양방향의&lt;br /&gt;
|-&lt;br /&gt;
| big-oh || 빅오&lt;br /&gt;
|-&lt;br /&gt;
| bipartite graph || 이분 그래프&lt;br /&gt;
|-&lt;br /&gt;
| bottleneck || 병목&lt;br /&gt;
|-&lt;br /&gt;
| bottom-up || 상향식&lt;br /&gt;
|-&lt;br /&gt;
| bounding box || 바운딩 박스&lt;br /&gt;
|-&lt;br /&gt;
| breadth-first search (BFS) || 넓이 우선 탐색&lt;br /&gt;
|-&lt;br /&gt;
| buffer insertion, buffering || 버퍼 삽임, 버퍼링&lt;br /&gt;
|-&lt;br /&gt;
| capacitive load || 정전 용량 부하&lt;br /&gt;
|-&lt;br /&gt;
| capacity || 정전 용량&lt;br /&gt;
|-&lt;br /&gt;
| capacitance (capacitive) shielding || 정전기 가리기&lt;br /&gt;
|-&lt;br /&gt;
| channel || 채널&lt;br /&gt;
|-&lt;br /&gt;
| chip die || 칩다이&lt;br /&gt;
|-&lt;br /&gt;
| clique || 크릭&lt;br /&gt;
|-&lt;br /&gt;
| clock cycle, period || 클락 사이클, 주기&lt;br /&gt;
|-&lt;br /&gt;
| clock tree || 클락 트리&lt;br /&gt;
|-&lt;br /&gt;
| clock skew || 클락 스큐&lt;br /&gt;
|-&lt;br /&gt;
| CMOS (complementary metal oxide semiconductor) || 상보형금속산화반도체&lt;br /&gt;
|-&lt;br /&gt;
| combinational circuit || 조합 회로&lt;br /&gt;
|- &lt;br /&gt;
| combinatorial optimization || 조합 최적화&lt;br /&gt;
|-&lt;br /&gt;
| communication ||  통신&lt;br /&gt;
|-&lt;br /&gt;
| conditioning number || 조건 수치&lt;br /&gt;
|-&lt;br /&gt;
| conductor || 도체&lt;br /&gt;
|-&lt;br /&gt;
| congestion || 밀집도&lt;br /&gt;
|-&lt;br /&gt;
| congestion-driven || 밀집도-주도의&lt;br /&gt;
|-&lt;br /&gt;
| conjugate gradients || 켤레 구배법&lt;br /&gt;
|-&lt;br /&gt;
| constraint || 제약조건&lt;br /&gt;
|-&lt;br /&gt;
| converter || 변환기&lt;br /&gt;
|-&lt;br /&gt;
| convex || 볼록&lt;br /&gt;
|-&lt;br /&gt;
| correction || 교정&lt;br /&gt;
|-&lt;br /&gt;
| coupling capacitance || 커플링 정전용량&lt;br /&gt;
|-&lt;br /&gt;
| critical ||  심각한, 임계&lt;br /&gt;
|-&lt;br /&gt;
| crosstalk noise || 누화 잡음&lt;br /&gt;
|-&lt;br /&gt;
| current || 전류&lt;br /&gt;
|-&lt;br /&gt;
| curve || 곡선&lt;br /&gt;
|-&lt;br /&gt;
| data point (in a data set) || 데이터 포인트 &lt;br /&gt;
|-&lt;br /&gt;
| delay budgeting || 지연시간 허용량&lt;br /&gt;
|-&lt;br /&gt;
| delay (fall delay / rise delay) || 지연시간 (신호 하강 지연시간 / 신호 상승 지연시간)&lt;br /&gt;
|-&lt;br /&gt;
| density || 밀도&lt;br /&gt;
|-&lt;br /&gt;
| depth-first search (DFS) || 깊이-우선 탐색&lt;br /&gt;
|-&lt;br /&gt;
| derivative || 미분&lt;br /&gt;
|-&lt;br /&gt;
| design flow || 설계 흐름&lt;br /&gt;
|-&lt;br /&gt;
| design productivity crisis || 설계 생산성 위기&lt;br /&gt;
|-&lt;br /&gt;
| design rule || 설계 규칙&lt;br /&gt;
|-&lt;br /&gt;
| diamond || 다이아몬드&lt;br /&gt;
|-&lt;br /&gt;
| die || 다이&lt;br /&gt;
|-&lt;br /&gt;
| digital || 디지털&lt;br /&gt;
|-&lt;br /&gt;
| directed graph || 방향성 그래프&lt;br /&gt;
|-&lt;br /&gt;
| distribution || 배분&lt;br /&gt;
|-&lt;br /&gt;
| detour || 우회&lt;br /&gt;
|-&lt;br /&gt;
| driver || 구동기&lt;br /&gt;
|-&lt;br /&gt;
| driven (sink, pin) ||  구동된&lt;br /&gt;
|-&lt;br /&gt;
| dogleg || 도그레그&lt;br /&gt;
|-&lt;br /&gt;
| downsizing || 크기 줄이기&lt;br /&gt;
|-&lt;br /&gt;
| downstream || 다운스트림&lt;br /&gt;
|-&lt;br /&gt;
| EDA (electronic design automation) || 전자설계 자동화&lt;br /&gt;
|-&lt;br /&gt;
| edge || 간선&lt;br /&gt;
|-&lt;br /&gt;
| embedding || 내포된&lt;br /&gt;
|-&lt;br /&gt;
| engine || 엔진&lt;br /&gt;
|-&lt;br /&gt;
| estimate || 예측하다&lt;br /&gt;
|-&lt;br /&gt;
| evenly || 균일하게&lt;br /&gt;
|-&lt;br /&gt;
| evidence || 증거&lt;br /&gt;
|-&lt;br /&gt;
| excessive || 과도한&lt;br /&gt;
|-&lt;br /&gt;
| exhaustive enumeration || 완결 열거&lt;br /&gt;
|-&lt;br /&gt;
| gain || 이익&lt;br /&gt;
|-&lt;br /&gt;
| gate || 게이트&lt;br /&gt;
|-&lt;br /&gt;
| gate array || 게이트 배열&lt;br /&gt;
|-&lt;br /&gt;
| gate sizing || 게이트 크기조절&lt;br /&gt;
|-&lt;br /&gt;
| ground || 접지&lt;br /&gt;
|-&lt;br /&gt;
| fab, fabrication || 팹, 제작&lt;br /&gt;
|-&lt;br /&gt;
| fake || 가짜의&lt;br /&gt;
|-&lt;br /&gt;
| fanin || 팬인&lt;br /&gt;
|-&lt;br /&gt;
| fanout || 팬아웃&lt;br /&gt;
|-&lt;br /&gt;
| feedthrough cell || 관통 셀&lt;br /&gt;
|-&lt;br /&gt;
| fixed die || 고정 다이&lt;br /&gt;
|-&lt;br /&gt;
| flip-flop || 플립플롭&lt;br /&gt;
|-&lt;br /&gt;
| floorplanning || 플로우플랜&lt;br /&gt;
|-&lt;br /&gt;
| floorplan sizing || 프로우플랜 크기조절&lt;br /&gt;
|-&lt;br /&gt;
| flow || 흐름&lt;br /&gt;
|-&lt;br /&gt;
| force-directed || 힘균형에 의한&lt;br /&gt;
|-&lt;br /&gt;
| FIFO (first-in first-out) || 선입선출&lt;br /&gt;
|-&lt;br /&gt;
| FPGA (field-programmable gate array), PLD (programmable logic device) || 필드 프로그래머블 게이트 어레이, 설계 가능 논리 소자&lt;br /&gt;
|-&lt;br /&gt;
| full-chip routing || 칩-전체 배선&lt;br /&gt;
|-&lt;br /&gt;
| grid || 격자&lt;br /&gt;
|-&lt;br /&gt;
| hard block || 하드 블록&lt;br /&gt;
|-&lt;br /&gt;
| hardware || 하드웨어&lt;br /&gt;
|-&lt;br /&gt;
| height || 높이&lt;br /&gt;
|-&lt;br /&gt;
| hill-climbing (an optimization approach) || 언덕오르기&lt;br /&gt;
|-&lt;br /&gt;
| hold constraints || 홀드 제약 조건&lt;br /&gt;
|-&lt;br /&gt;
| HPWL || 주위 둘레 반의 선 길이&lt;br /&gt;
|-&lt;br /&gt;
| IC layout || 집적회로 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| inaccuracy || 부정확&lt;br /&gt;
|-&lt;br /&gt;
| increase || 증가&lt;br /&gt;
|-&lt;br /&gt;
| intersect || 가로자르다&lt;br /&gt;
|-&lt;br /&gt;
| insulator || 절연체&lt;br /&gt;
|-&lt;br /&gt;
| interconnect || 연결선&lt;br /&gt;
|-&lt;br /&gt;
| intrinsic delay ||  고유 지연시간&lt;br /&gt;
|-&lt;br /&gt;
| ITRS (the International Technology Roadmap for Semiconductors) || 반도체의 국제 기술 로드맵&lt;br /&gt;
|-&lt;br /&gt;
| layer assignment (for a route) || 층 배정&lt;br /&gt;
|-&lt;br /&gt;
| layout optimizations || 레이아웃 최적화들&lt;br /&gt;
|-&lt;br /&gt;
| latch || 래치&lt;br /&gt;
|-&lt;br /&gt;
| layout || 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| leakage || 누설&lt;br /&gt;
|-&lt;br /&gt;
| length || 길이&lt;br /&gt;
|-&lt;br /&gt;
| light ||  경량의&lt;br /&gt;
|-&lt;br /&gt;
| lock || 잠금&lt;br /&gt;
|-&lt;br /&gt;
| longest path || 가장 긴 경로&lt;br /&gt;
|-&lt;br /&gt;
| lookup table || 참조표&lt;br /&gt;
|-&lt;br /&gt;
| loop || 순환&lt;br /&gt;
|-&lt;br /&gt;
| Manhattan distance, L1-distance || 맨해턴-기반 거리, L1-기반 거리&lt;br /&gt;
|-&lt;br /&gt;
| mask (photomask) || 마스크(포토마스크) &lt;br /&gt;
|-&lt;br /&gt;
| mask generation || 마스크 생성&lt;br /&gt;
|-&lt;br /&gt;
| matching || 매칭&lt;br /&gt;
|-&lt;br /&gt;
| merge || 합치다&lt;br /&gt;
|-&lt;br /&gt;
| mesh || 그물구조&lt;br /&gt;
|-&lt;br /&gt;
| method of means and medians || 평균과 중간값에 의한 방법&lt;br /&gt;
|-&lt;br /&gt;
| min-cut placement || 최소컷 배치&lt;br /&gt;
|-&lt;br /&gt;
| minimum least squares || 최소 &lt;br /&gt;
|-&lt;br /&gt;
| move-based optimization || 이주-기반 최적화&lt;br /&gt;
|-&lt;br /&gt;
| move gain || 이주 이익&lt;br /&gt;
|-&lt;br /&gt;
| multistage optimization || 다단계 최적화&lt;br /&gt;
|-&lt;br /&gt;
| negligible || 무시할 정도의&lt;br /&gt;
|-&lt;br /&gt;
| negotiated congestion routing || 협상된 밀집도 배선&lt;br /&gt;
|-&lt;br /&gt;
| netlist || 넷리스트&lt;br /&gt;
|-&lt;br /&gt;
| netlist restructuring || 넷리스트 재구성하기&lt;br /&gt;
|-&lt;br /&gt;
| network || 네트워크&lt;br /&gt;
|-&lt;br /&gt;
| noise || 잡음&lt;br /&gt;
|-&lt;br /&gt;
| nonintersecting routes || 교차하지 않는 경로&lt;br /&gt;
|-&lt;br /&gt;
| nonoverlapping blocks || 겹치지 않는 블록들&lt;br /&gt;
|-&lt;br /&gt;
| nonslicing floorplan || 비슬라이싱 플로어플랜&lt;br /&gt;
|-&lt;br /&gt;
| nonuniform || 불균일의&lt;br /&gt;
|-&lt;br /&gt;
| offset || 옵셋&lt;br /&gt;
|-&lt;br /&gt;
| ordering || 순서 정하기&lt;br /&gt;
|-&lt;br /&gt;
| overlap || 겹치다&lt;br /&gt;
|-&lt;br /&gt;
| over-the-cell routing || 셀 위로의 배선&lt;br /&gt;
|-&lt;br /&gt;
| pad || 패드&lt;br /&gt;
|-&lt;br /&gt;
| partial derivative || 부분 미분&lt;br /&gt;
|-&lt;br /&gt;
| pass (in algorithms) || 단계 (패스)&lt;br /&gt;
|-&lt;br /&gt;
| path ||  경로&lt;br /&gt;
|-&lt;br /&gt;
| pattern || 패턴&lt;br /&gt;
|-&lt;br /&gt;
| pattern routing || 패턴 배선&lt;br /&gt;
|-&lt;br /&gt;
| partition || 분할&lt;br /&gt;
|-&lt;br /&gt;
| PCB (printed circuit board) || 인쇄회로기판&lt;br /&gt;
|-&lt;br /&gt;
| performance constraints || 성능제약조건들&lt;br /&gt;
|-&lt;br /&gt;
| performance optimization || 수행능력 최적화, 성능 최적화&lt;br /&gt;
|-&lt;br /&gt;
| per-unit resistance (capacitance) || 단위 저항 (전하) (전하용량)&lt;br /&gt;
|-&lt;br /&gt;
| pin || 핀&lt;br /&gt;
|-&lt;br /&gt;
| pin assignment || 핀 배정&lt;br /&gt;
|-&lt;br /&gt;
| pin ordering || 핀 순서 정하기&lt;br /&gt;
|-&lt;br /&gt;
| placement || 배치&lt;br /&gt;
|-&lt;br /&gt;
| primary inputs (outputs) || 주요 입력들 (출력들)&lt;br /&gt;
|-&lt;br /&gt;
| pole ||  극, 폴&lt;br /&gt;
|-&lt;br /&gt;
| polygon || 다각형&lt;br /&gt;
|-&lt;br /&gt;
| power || 전력&lt;br /&gt;
|-&lt;br /&gt;
| power consumption || 전력 소비&lt;br /&gt;
|-&lt;br /&gt;
| power network || 전원 네트워크 &lt;br /&gt;
|-&lt;br /&gt;
| process variation || 공정 변이&lt;br /&gt;
|-&lt;br /&gt;
| proximity || 근접&lt;br /&gt;
|-&lt;br /&gt;
| queue || 큐&lt;br /&gt;
|-&lt;br /&gt;
| rectangle || 사각형&lt;br /&gt;
|-&lt;br /&gt;
| reduce || 줄이다&lt;br /&gt;
|-&lt;br /&gt;
| refinement (of a clustered graph) (different from partition refinement) || 세밀화&lt;br /&gt;
|-&lt;br /&gt;
| remove || 제거하다&lt;br /&gt;
|-&lt;br /&gt;
| restructuring || 재구성하기&lt;br /&gt;
|-&lt;br /&gt;
| repeater || 리피터&lt;br /&gt;
|-&lt;br /&gt;
| required arrival time (RAT) || 요구도착시간, 도착 요구시간&lt;br /&gt;
|-&lt;br /&gt;
| reset || 재설정, 리셋, 초기화&lt;br /&gt;
|-&lt;br /&gt;
| resistance || 저항&lt;br /&gt;
|-&lt;br /&gt;
| resolution enhancement technique (RET) || 해상도 향상 기법&lt;br /&gt;
|-&lt;br /&gt;
| rip-up and reroute || 해체후 재배선&lt;br /&gt;
|-&lt;br /&gt;
| routing || 배선&lt;br /&gt;
|-&lt;br /&gt;
| routing congestion || 배선 밀집도&lt;br /&gt;
|-&lt;br /&gt;
| routing pitch || 배선 피치&lt;br /&gt;
|-&lt;br /&gt;
| routing track || 배선 트랙&lt;br /&gt;
|-&lt;br /&gt;
| row-based layout || 행-기반 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| runtime || 수행시간&lt;br /&gt;
|-&lt;br /&gt;
| scale || 규모&lt;br /&gt;
|-&lt;br /&gt;
| schedule || 스케쥴&lt;br /&gt;
|-&lt;br /&gt;
| segment || 부분, 세그먼트, 분절&lt;br /&gt;
|-&lt;br /&gt;
| semiconductor wafer || 반도체 웨이퍼&lt;br /&gt;
|-&lt;br /&gt;
| sequential circuit || 순차회로&lt;br /&gt;
|-&lt;br /&gt;
| set || 집합&lt;br /&gt;
|-&lt;br /&gt;
| setup constraints || 셋업 제약조건&lt;br /&gt;
|-&lt;br /&gt;
| shallow || 얕은 &lt;br /&gt;
|-&lt;br /&gt;
| shape || 형태&lt;br /&gt;
|-&lt;br /&gt;
| short-circuit || 단락&lt;br /&gt;
|-&lt;br /&gt;
| shortest-path tree || 최단경로 트리&lt;br /&gt;
|-&lt;br /&gt;
| signal net || 신호 선&lt;br /&gt;
|-&lt;br /&gt;
| signal integrity || 신호 무결성&lt;br /&gt;
|-&lt;br /&gt;
| signoff || 사인오프&lt;br /&gt;
|-&lt;br /&gt;
| skew || 어긋남&lt;br /&gt;
|-&lt;br /&gt;
| slew rate || 증가속도&lt;br /&gt;
|-&lt;br /&gt;
| slicing floorplan || 슬라이싱 플로어플랜&lt;br /&gt;
|-&lt;br /&gt;
| simulated annealing || 모의 담금질&lt;br /&gt;
|-&lt;br /&gt;
| single-trunk tree || 단일-줄기 트리&lt;br /&gt;
|-&lt;br /&gt;
| sizing || 크기조정&lt;br /&gt;
|-&lt;br /&gt;
| snaking || 스네이킹&lt;br /&gt;
|-&lt;br /&gt;
| soft block || 소프트 블록&lt;br /&gt;
|-&lt;br /&gt;
| spanning tree || 스패닝 트리&lt;br /&gt;
|-&lt;br /&gt;
| sparse || 희박한&lt;br /&gt;
|-&lt;br /&gt;
| specific ||  특정의&lt;br /&gt;
|-&lt;br /&gt;
| square || 제곱, 사각형&lt;br /&gt;
|-&lt;br /&gt;
| stage || 단계&lt;br /&gt;
|-&lt;br /&gt;
| standard cell ||  표준셀&lt;br /&gt;
|-&lt;br /&gt;
| successive (over)relaxation || 연속적인 이완&lt;br /&gt;
|-&lt;br /&gt;
| switchbox || 스위치박스&lt;br /&gt;
|-&lt;br /&gt;
| tapeout (of a chip) || 테이프-아웃&lt;br /&gt;
|-&lt;br /&gt;
| target || 목표&lt;br /&gt;
|-&lt;br /&gt;
| technology node || 테크놀러지 노드&lt;br /&gt;
|-&lt;br /&gt;
| termination || 종료&lt;br /&gt;
|-&lt;br /&gt;
| thickness || 두께&lt;br /&gt;
|-&lt;br /&gt;
| timing slack || 타이밍 여유분&lt;br /&gt;
|-&lt;br /&gt;
| timing-driven placement/routing || 타이밍 주도의 배치/배선&lt;br /&gt;
|-&lt;br /&gt;
| top-down || 하향식&lt;br /&gt;
|-&lt;br /&gt;
| total length || 총 길이&lt;br /&gt;
|-&lt;br /&gt;
| tradeoff || 균형, 상반관계&lt;br /&gt;
|-&lt;br /&gt;
| transition time || 천이시간&lt;br /&gt;
|-&lt;br /&gt;
| traversal || 순회&lt;br /&gt;
|-&lt;br /&gt;
| trial placement/routing || 배치/배선 시도&lt;br /&gt;
|-&lt;br /&gt;
| try || 시도(하다)&lt;br /&gt;
|-&lt;br /&gt;
| uniform || 균일한&lt;br /&gt;
|-&lt;br /&gt;
| undirected graph || 무방향 그래프&lt;br /&gt;
|-&lt;br /&gt;
| unroll || 펼치다&lt;br /&gt;
|-&lt;br /&gt;
| update || 수정하다&lt;br /&gt;
|-&lt;br /&gt;
| upstream || 선행&lt;br /&gt;
|-&lt;br /&gt;
| variable die || 가변 다이&lt;br /&gt;
|-&lt;br /&gt;
| via || 비아&lt;br /&gt;
|-&lt;br /&gt;
| violation || 위반&lt;br /&gt;
|-&lt;br /&gt;
| voltage || 전압&lt;br /&gt;
|-&lt;br /&gt;
| wafer || 웨이퍼&lt;br /&gt;
|-&lt;br /&gt;
| width || 너비&lt;br /&gt;
|-&lt;br /&gt;
| VLSI (very-large system integration) || 초대규모집적회로&lt;br /&gt;
|-&lt;br /&gt;
| VDD || 양극 공급전압&lt;br /&gt;
|-&lt;br /&gt;
| VSS || VSS, 음극 공급전압, 그라운드&lt;br /&gt;
|-&lt;br /&gt;
| yield || 수율&lt;br /&gt;
|-&lt;br /&gt;
| ZSA (zero-slack algorithm) || 제로-슬랙 알고리즘&lt;br /&gt;
|-&lt;br /&gt;
| ZST (zero-skew tree) || 제로-스큐 트리&lt;br /&gt;
|}&lt;/div&gt;</summary>
		<author><name>MCKim</name></author>	</entry>

	<entry>
		<id>http://photon.eecs.umich.edu/wiki/index.php/Korean</id>
		<title>Korean</title>
		<link rel="alternate" type="text/html" href="http://photon.eecs.umich.edu/wiki/index.php/Korean"/>
				<updated>2013-08-04T19:15:06Z</updated>
		
		<summary type="html">&lt;p&gt;MCKim: &lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;&lt;br /&gt;
Back to [[Glossary|Other Languages]]&lt;br /&gt;
= 피지컬 디자인 수업을 위한 용어 해설 목록 =&lt;br /&gt;
Naehyuck Chang, Myung-Chul Kim 김명철  &amp;lt;mckima(a)umich.edu&amp;gt;&lt;br /&gt;
{| class=&amp;quot;wikitable sortable&amp;quot;&lt;br /&gt;
|-&lt;br /&gt;
! English terms !! 한국어 용어&lt;br /&gt;
|-&lt;br /&gt;
| acceptance criterion  || 인정 기준&lt;br /&gt;
|-&lt;br /&gt;
| actual arrival time (AAT) || 실제 도착시간&lt;br /&gt;
|-&lt;br /&gt;
| adjacent || 인접한&lt;br /&gt;
|-&lt;br /&gt;
| admissible function || 허용 함수&lt;br /&gt;
|-&lt;br /&gt;
| alignment || 정렬&lt;br /&gt;
|-&lt;br /&gt;
| aspect ratio || 형상비&lt;br /&gt;
|-&lt;br /&gt;
| ASIC (application-specific integrated circuit) || 주문형반도체&lt;br /&gt;
|-&lt;br /&gt;
| bidirectional || 양방향의&lt;br /&gt;
|-&lt;br /&gt;
| big-oh || 빅오&lt;br /&gt;
|-&lt;br /&gt;
| bipartite graph || 이분 그래프&lt;br /&gt;
|-&lt;br /&gt;
| bottleneck || 병목&lt;br /&gt;
|-&lt;br /&gt;
| bottom-up || 상향식&lt;br /&gt;
|-&lt;br /&gt;
| bounding box || 바운딩 박스&lt;br /&gt;
|-&lt;br /&gt;
| breadth-first search (BFS) || 넓이 우선 탐색&lt;br /&gt;
|-&lt;br /&gt;
| buffer insertion, buffering || 버퍼 삽임, 버퍼링&lt;br /&gt;
|-&lt;br /&gt;
| capacitive load || 정전 용량 부하&lt;br /&gt;
|-&lt;br /&gt;
| capacity || 정전 용량&lt;br /&gt;
|-&lt;br /&gt;
| capacitance (capacitive) shielding || 정전기 가리기&lt;br /&gt;
|-&lt;br /&gt;
| channel || 채널&lt;br /&gt;
|-&lt;br /&gt;
| chip die || 칩다이&lt;br /&gt;
|-&lt;br /&gt;
| clique || 크릭&lt;br /&gt;
|-&lt;br /&gt;
| clock cycle, period || 클락 사이클, 주기&lt;br /&gt;
|-&lt;br /&gt;
| clock tree || 클락 트리&lt;br /&gt;
|-&lt;br /&gt;
| clock skew || 클락 스큐&lt;br /&gt;
|-&lt;br /&gt;
| CMOS (complementary metal oxide semiconductor) || 상보형금속산화반도체&lt;br /&gt;
|-&lt;br /&gt;
| combinational circuit || 조합 회로&lt;br /&gt;
|- &lt;br /&gt;
| combinatorial optimization || 조합 최적화&lt;br /&gt;
|-&lt;br /&gt;
| communication ||  통신&lt;br /&gt;
|-&lt;br /&gt;
| conditioning number || 조건 수치&lt;br /&gt;
|-&lt;br /&gt;
| conductor || 도체&lt;br /&gt;
|-&lt;br /&gt;
| congestion || 밀집도&lt;br /&gt;
|-&lt;br /&gt;
| congestion-driven || 밀집도-주도의&lt;br /&gt;
|-&lt;br /&gt;
| conjugate gradients || 켤레 구배법&lt;br /&gt;
|-&lt;br /&gt;
| constraint || 제약조건&lt;br /&gt;
|-&lt;br /&gt;
| converter || 변환기&lt;br /&gt;
|-&lt;br /&gt;
| convex || 볼록&lt;br /&gt;
|-&lt;br /&gt;
| correction || 교정&lt;br /&gt;
|-&lt;br /&gt;
| coupling capacitance || 커플링 정전용량&lt;br /&gt;
|-&lt;br /&gt;
| critical ||  심각한, 임계&lt;br /&gt;
|-&lt;br /&gt;
| crosstalk noise || 누화 잡음&lt;br /&gt;
|-&lt;br /&gt;
| current || 전류&lt;br /&gt;
|-&lt;br /&gt;
| curve || 곡선&lt;br /&gt;
|-&lt;br /&gt;
| data point (in a data set) || 데이터 포인트 &lt;br /&gt;
|-&lt;br /&gt;
| delay budgeting || 지연시간 허용량&lt;br /&gt;
|-&lt;br /&gt;
| delay (fall delay / rise delay) || 지연시간 (신호 하강 지연시간 / 신호 상승 지연시간)&lt;br /&gt;
|-&lt;br /&gt;
| density || 밀도&lt;br /&gt;
|-&lt;br /&gt;
| depth-first search (DFS) || 깊이-우선 탐색&lt;br /&gt;
|-&lt;br /&gt;
| derivative || 미분&lt;br /&gt;
|-&lt;br /&gt;
| design flow || 설계 흐름&lt;br /&gt;
|-&lt;br /&gt;
| design productivity crisis || 설계 생산성 위기&lt;br /&gt;
|-&lt;br /&gt;
| design rule || 설계 규칙&lt;br /&gt;
|-&lt;br /&gt;
| diamond || 다이아몬드&lt;br /&gt;
|-&lt;br /&gt;
| die || 다이&lt;br /&gt;
|-&lt;br /&gt;
| digital || 디지털&lt;br /&gt;
|-&lt;br /&gt;
| directed graph || 방향성 그래프&lt;br /&gt;
|-&lt;br /&gt;
| distribution || 배분&lt;br /&gt;
|-&lt;br /&gt;
| detour || 우회&lt;br /&gt;
|-&lt;br /&gt;
| driver || 구동기&lt;br /&gt;
|-&lt;br /&gt;
| driven (sink, pin) ||  구동된&lt;br /&gt;
|-&lt;br /&gt;
| dogleg || 도그레그&lt;br /&gt;
|-&lt;br /&gt;
| downsizing || 크기 줄이기&lt;br /&gt;
|-&lt;br /&gt;
| downstream || 다운스트림&lt;br /&gt;
|-&lt;br /&gt;
| EDA (electronic design automation) || 전자설계 자동화&lt;br /&gt;
|-&lt;br /&gt;
| edge || 간선&lt;br /&gt;
|-&lt;br /&gt;
| embedding || 내포된&lt;br /&gt;
|-&lt;br /&gt;
| engine || 엔진&lt;br /&gt;
|-&lt;br /&gt;
| estimate || 예측하다&lt;br /&gt;
|-&lt;br /&gt;
| evenly || 균일하게&lt;br /&gt;
|-&lt;br /&gt;
| evidence || 증거&lt;br /&gt;
|-&lt;br /&gt;
| excessive || 과도한&lt;br /&gt;
|-&lt;br /&gt;
| exhaustive enumeration || 완결 열거&lt;br /&gt;
|-&lt;br /&gt;
| gain || 이익&lt;br /&gt;
|-&lt;br /&gt;
| gate || 게이트&lt;br /&gt;
|-&lt;br /&gt;
| gate array || 게이트 배열&lt;br /&gt;
|-&lt;br /&gt;
| gate sizing || 게이트 크기조절&lt;br /&gt;
|-&lt;br /&gt;
| ground || 접지&lt;br /&gt;
|-&lt;br /&gt;
| fab, fabrication || 팹, 제작&lt;br /&gt;
|-&lt;br /&gt;
| fake || 가짜의&lt;br /&gt;
|-&lt;br /&gt;
| fanin || 팬인&lt;br /&gt;
|-&lt;br /&gt;
| fanout || 팬아웃&lt;br /&gt;
|-&lt;br /&gt;
| feedthrough cell || 관통 셀&lt;br /&gt;
|-&lt;br /&gt;
| fixed die || 고정 다이&lt;br /&gt;
|-&lt;br /&gt;
| flip-flop || 플립플롭&lt;br /&gt;
|-&lt;br /&gt;
| floorplanning || 플로우플랜&lt;br /&gt;
|-&lt;br /&gt;
| floorplan sizing || 프로우플랜 크기조절&lt;br /&gt;
|-&lt;br /&gt;
| flow || 흐름&lt;br /&gt;
|-&lt;br /&gt;
| force-directed || 힘균형에 의한&lt;br /&gt;
|-&lt;br /&gt;
| FIFO (first-in first-out) || 선입선출&lt;br /&gt;
|-&lt;br /&gt;
| FPGA (field-programmable gate array), PLD (programmable logic device) || 필드 프로그래머블 게이트 어레이, 설계 가능 논리 소자&lt;br /&gt;
|-&lt;br /&gt;
| full-chip routing || 칩-전체 배선&lt;br /&gt;
|-&lt;br /&gt;
| grid || 격자&lt;br /&gt;
|-&lt;br /&gt;
| hard block || 하드 블록&lt;br /&gt;
|-&lt;br /&gt;
| hardware || 하드웨어&lt;br /&gt;
|-&lt;br /&gt;
| height || 높이&lt;br /&gt;
|-&lt;br /&gt;
| hill-climbing (an optimization approach) || 언덕오르기&lt;br /&gt;
|-&lt;br /&gt;
| hold constraints || 홀드 제약 조건&lt;br /&gt;
|-&lt;br /&gt;
| HPWL || 주위 둘레 반의 선 길이&lt;br /&gt;
|-&lt;br /&gt;
| IC layout || 집적회로 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| inaccuracy || 부정확&lt;br /&gt;
|-&lt;br /&gt;
| increase || 증가&lt;br /&gt;
|-&lt;br /&gt;
| intersect || 가로자르다&lt;br /&gt;
|-&lt;br /&gt;
| insulator || 절연체&lt;br /&gt;
|-&lt;br /&gt;
| interconnect || 연결선&lt;br /&gt;
|-&lt;br /&gt;
| intrinsic delay ||  고유 지연시간&lt;br /&gt;
|-&lt;br /&gt;
| ITRS (the International Technology Roadmap for Semiconductors) || 반도체의 국제 기술 로드맵&lt;br /&gt;
|-&lt;br /&gt;
| layer assignment (for a route) || 층 배정&lt;br /&gt;
|-&lt;br /&gt;
| layout optimizations || 레이아웃 최적화들&lt;br /&gt;
|-&lt;br /&gt;
| latch || 래치&lt;br /&gt;
|-&lt;br /&gt;
| layout || 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| leakage || 누설&lt;br /&gt;
|-&lt;br /&gt;
| length || 길이&lt;br /&gt;
|-&lt;br /&gt;
| light ||  경량의&lt;br /&gt;
|-&lt;br /&gt;
| lock || 잠금&lt;br /&gt;
|-&lt;br /&gt;
| longest path || 가장 긴 경로&lt;br /&gt;
|-&lt;br /&gt;
| lookup table || 참조표&lt;br /&gt;
|-&lt;br /&gt;
| loop || 순환&lt;br /&gt;
|-&lt;br /&gt;
| Manhattan distance, L1-distance || 맨해턴-기반 거리, L1-기반 거리&lt;br /&gt;
|-&lt;br /&gt;
| mask (photomask) || 마스크(포토마스크) &lt;br /&gt;
|-&lt;br /&gt;
| mask generation || 마스크 생성&lt;br /&gt;
|-&lt;br /&gt;
| matching || 매칭&lt;br /&gt;
|-&lt;br /&gt;
| merge || 합치다&lt;br /&gt;
|-&lt;br /&gt;
| mesh || 그물구조&lt;br /&gt;
|-&lt;br /&gt;
| method of means and medians || 평균과 중간값에 의한 방법&lt;br /&gt;
|-&lt;br /&gt;
| min-cut placement || 최소컷 배치&lt;br /&gt;
|-&lt;br /&gt;
| minimum least squares || 최소 &lt;br /&gt;
|-&lt;br /&gt;
| move-based optimization || 이주-기반 최적화&lt;br /&gt;
|-&lt;br /&gt;
| move gain || 이주 이익&lt;br /&gt;
|-&lt;br /&gt;
| multistage optimization || 다단계 최적화&lt;br /&gt;
|-&lt;br /&gt;
| negligible || 무시할 정도의&lt;br /&gt;
|-&lt;br /&gt;
| negotiated congestion routing || 협상된 밀집도 배선&lt;br /&gt;
|-&lt;br /&gt;
| netlist || 넷리스트&lt;br /&gt;
|-&lt;br /&gt;
| netlist restructuring || 넷리스트 재구성하기&lt;br /&gt;
|-&lt;br /&gt;
| network || 네트워크&lt;br /&gt;
|-&lt;br /&gt;
| noise || 잡음&lt;br /&gt;
|-&lt;br /&gt;
| nonintersecting routes || 교차하지 않는 경로&lt;br /&gt;
|-&lt;br /&gt;
| nonoverlapping blocks || 겹치지 않는 블록들&lt;br /&gt;
|-&lt;br /&gt;
| nonslicing floorplan || 비슬라이싱 플로어플랜&lt;br /&gt;
|-&lt;br /&gt;
| nonuniform || 불균일의&lt;br /&gt;
|-&lt;br /&gt;
| offset || 옵셋&lt;br /&gt;
|-&lt;br /&gt;
| ordering || 순서 정하기&lt;br /&gt;
|-&lt;br /&gt;
| overlap || 겹치다&lt;br /&gt;
|-&lt;br /&gt;
| over-the-cell routing || 셀 위로의 배선&lt;br /&gt;
|-&lt;br /&gt;
| pad || 패드&lt;br /&gt;
|-&lt;br /&gt;
| partial derivative || 부분 미분&lt;br /&gt;
|-&lt;br /&gt;
| pass (in algorithms) || 단계 (패스)&lt;br /&gt;
|-&lt;br /&gt;
| path ||  경로&lt;br /&gt;
|-&lt;br /&gt;
| pattern || 패턴&lt;br /&gt;
|-&lt;br /&gt;
| pattern routing || 패턴 배선&lt;br /&gt;
|-&lt;br /&gt;
| partition || 분할&lt;br /&gt;
|-&lt;br /&gt;
| PCB (printed circuit board) || 인쇄회로기판&lt;br /&gt;
|-&lt;br /&gt;
| performance constraints || 성능제약조건들&lt;br /&gt;
|-&lt;br /&gt;
| performance optimization || 수행능력 최적화, 성능 최적화&lt;br /&gt;
|-&lt;br /&gt;
| per-unit resistance (capacitance) || 단위 저항 (전하) (전하용량)&lt;br /&gt;
|-&lt;br /&gt;
| pin || 핀&lt;br /&gt;
|-&lt;br /&gt;
| pin assignment || 핀 배정&lt;br /&gt;
|-&lt;br /&gt;
| pin ordering || 핀 순서 정하기&lt;br /&gt;
|-&lt;br /&gt;
| placement || 배치&lt;br /&gt;
|-&lt;br /&gt;
| primary inputs (outputs) || 주요 입력들 (출력들)&lt;br /&gt;
|-&lt;br /&gt;
| pole ||  극, 폴&lt;br /&gt;
|-&lt;br /&gt;
| polygon || 다각형&lt;br /&gt;
|-&lt;br /&gt;
| power || 전력&lt;br /&gt;
|-&lt;br /&gt;
| power consumption || 전력 소비&lt;br /&gt;
|-&lt;br /&gt;
| power network || 전원 네트워크 &lt;br /&gt;
|-&lt;br /&gt;
| process variation || 공정 변이&lt;br /&gt;
|-&lt;br /&gt;
| proximity || 근접&lt;br /&gt;
|-&lt;br /&gt;
| queue || 큐&lt;br /&gt;
|-&lt;br /&gt;
| rectangle || 사각형&lt;br /&gt;
|-&lt;br /&gt;
| reduce || 줄이다&lt;br /&gt;
|-&lt;br /&gt;
| refinement (of a clustered graph) (different from partition refinement) || 세밀화&lt;br /&gt;
|-&lt;br /&gt;
| remove || 제거하다&lt;br /&gt;
|-&lt;br /&gt;
| restructuring || 재구성하기&lt;br /&gt;
|-&lt;br /&gt;
| repeater || 리피터&lt;br /&gt;
|-&lt;br /&gt;
| required arrival time (RAT) || 요구도착시간, 도착 요구시간&lt;br /&gt;
|-&lt;br /&gt;
| reset || 재설정, 리셋, 초기화&lt;br /&gt;
|-&lt;br /&gt;
| resistance || 저항&lt;br /&gt;
|-&lt;br /&gt;
| resolution enhancement technique (RET) || 해상도 향상 기법&lt;br /&gt;
|-&lt;br /&gt;
| rip-up and reroute || 해체후 재배선&lt;br /&gt;
|-&lt;br /&gt;
| routing || 배선&lt;br /&gt;
|-&lt;br /&gt;
| routing congestion || 배선 밀집도&lt;br /&gt;
|-&lt;br /&gt;
| routing pitch || 배선 피치&lt;br /&gt;
|-&lt;br /&gt;
| routing track || 배선 트랙&lt;br /&gt;
|-&lt;br /&gt;
| row-based layout || 행-기반 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| runtime || 수행시간&lt;br /&gt;
|-&lt;br /&gt;
| scale || 규모&lt;br /&gt;
|-&lt;br /&gt;
| schedule || 스케쥴&lt;br /&gt;
|-&lt;br /&gt;
| segment || 부분, 세그먼트, 분절&lt;br /&gt;
|-&lt;br /&gt;
| semiconductor wafer || 반도체 웨이퍼&lt;br /&gt;
|-&lt;br /&gt;
| sequential circuit || 순서회로, 혹은 순차회로&lt;br /&gt;
|-&lt;br /&gt;
| set || 집합&lt;br /&gt;
|-&lt;br /&gt;
| setup constraints || 셋업 제약조건&lt;br /&gt;
|-&lt;br /&gt;
| shallow || 얕은 &lt;br /&gt;
|-&lt;br /&gt;
| shape || 형태&lt;br /&gt;
|-&lt;br /&gt;
| short-circuit || 단락&lt;br /&gt;
|-&lt;br /&gt;
| shortest-path tree || 최단경로 트리&lt;br /&gt;
|-&lt;br /&gt;
| signal net || 신호 선&lt;br /&gt;
|-&lt;br /&gt;
| signal integrity || 신호 무결성&lt;br /&gt;
|-&lt;br /&gt;
| signoff || 사인오프&lt;br /&gt;
|-&lt;br /&gt;
| skew || 어긋남&lt;br /&gt;
|-&lt;br /&gt;
| slew rate || 증가속도&lt;br /&gt;
|-&lt;br /&gt;
| slicing floorplan || 슬라이싱 플로어플랜&lt;br /&gt;
|-&lt;br /&gt;
| simulated annealing || 모의 담금질&lt;br /&gt;
|-&lt;br /&gt;
| single-trunk tree || 단일-줄기 트리&lt;br /&gt;
|-&lt;br /&gt;
| sizing || 크기조정&lt;br /&gt;
|-&lt;br /&gt;
| snaking || 스네이킹&lt;br /&gt;
|-&lt;br /&gt;
| soft block || 소프트 블록&lt;br /&gt;
|-&lt;br /&gt;
| spanning tree || 스패닝 트리&lt;br /&gt;
|-&lt;br /&gt;
| sparse || 희박한&lt;br /&gt;
|-&lt;br /&gt;
| specific ||  특정의&lt;br /&gt;
|-&lt;br /&gt;
| square || 제곱, 사각형&lt;br /&gt;
|-&lt;br /&gt;
| stage || 단계&lt;br /&gt;
|-&lt;br /&gt;
| standard cell ||  표준셀&lt;br /&gt;
|-&lt;br /&gt;
| successive (over)relaxation || 연속적인 이완&lt;br /&gt;
|-&lt;br /&gt;
| switchbox || 스위치박스&lt;br /&gt;
|-&lt;br /&gt;
| tapeout (of a chip) || 테이프-아웃&lt;br /&gt;
|-&lt;br /&gt;
| target || 목표&lt;br /&gt;
|-&lt;br /&gt;
| technology node || 테크놀러지 노드&lt;br /&gt;
|-&lt;br /&gt;
| termination || 종료&lt;br /&gt;
|-&lt;br /&gt;
| thickness || 두께&lt;br /&gt;
|-&lt;br /&gt;
| timing slack || 타이밍 여유분&lt;br /&gt;
|-&lt;br /&gt;
| timing-driven placement/routing || 타이밍 주도의 배치/배선&lt;br /&gt;
|-&lt;br /&gt;
| top-down || 하향식&lt;br /&gt;
|-&lt;br /&gt;
| total length || 총 길이&lt;br /&gt;
|-&lt;br /&gt;
| tradeoff || 균형, 상반관계&lt;br /&gt;
|-&lt;br /&gt;
| transition time || 천이시간&lt;br /&gt;
|-&lt;br /&gt;
| traversal || 순회&lt;br /&gt;
|-&lt;br /&gt;
| trial placement/routing || 배치/배선 시도&lt;br /&gt;
|-&lt;br /&gt;
| try || 시도(하다)&lt;br /&gt;
|-&lt;br /&gt;
| uniform || 균일한&lt;br /&gt;
|-&lt;br /&gt;
| undirected graph || 무방향 그래프&lt;br /&gt;
|-&lt;br /&gt;
| unroll || 펼치다&lt;br /&gt;
|-&lt;br /&gt;
| update || 수정하다&lt;br /&gt;
|-&lt;br /&gt;
| upstream || 선행&lt;br /&gt;
|-&lt;br /&gt;
| variable die || 가변 다이&lt;br /&gt;
|-&lt;br /&gt;
| via || 비아&lt;br /&gt;
|-&lt;br /&gt;
| violation || 위반&lt;br /&gt;
|-&lt;br /&gt;
| voltage || 전압&lt;br /&gt;
|-&lt;br /&gt;
| wafer || 웨이퍼&lt;br /&gt;
|-&lt;br /&gt;
| width || 너비&lt;br /&gt;
|-&lt;br /&gt;
| VLSI (very-large system integration) || 초대규모집적회로&lt;br /&gt;
|-&lt;br /&gt;
| VDD || 양극 공급전압&lt;br /&gt;
|-&lt;br /&gt;
| VSS || VSS, 음극 공급전압, 그라운드&lt;br /&gt;
|-&lt;br /&gt;
| yield || 수율&lt;br /&gt;
|-&lt;br /&gt;
| ZSA (zero-slack algorithm) || 제로-슬랙 알고리즘&lt;br /&gt;
|-&lt;br /&gt;
| ZST (zero-skew tree) || 제로-스큐 트리&lt;br /&gt;
|}&lt;/div&gt;</summary>
		<author><name>MCKim</name></author>	</entry>

	<entry>
		<id>http://photon.eecs.umich.edu/wiki/index.php/Korean</id>
		<title>Korean</title>
		<link rel="alternate" type="text/html" href="http://photon.eecs.umich.edu/wiki/index.php/Korean"/>
				<updated>2013-08-04T03:55:55Z</updated>
		
		<summary type="html">&lt;p&gt;MCKim: &lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;&lt;br /&gt;
Back to [[Glossary|Other Languages]]&lt;br /&gt;
= 피지컬 디자인 수업을 위한 용어 해설 목록 =&lt;br /&gt;
, 김명철  &amp;lt;mckima(a)umich.edu&amp;gt;&lt;br /&gt;
{| class=&amp;quot;wikitable sortable&amp;quot;&lt;br /&gt;
|-&lt;br /&gt;
! English terms !! 한국어 용어&lt;br /&gt;
|-&lt;br /&gt;
| acceptance criterion  || 인정 기준&lt;br /&gt;
|-&lt;br /&gt;
| actual arrival time (AAT) || 실제 도착시간&lt;br /&gt;
|-&lt;br /&gt;
| adjacent || 인접한&lt;br /&gt;
|-&lt;br /&gt;
| admissible function || 허용 함수&lt;br /&gt;
|-&lt;br /&gt;
| alignment || 정렬&lt;br /&gt;
|-&lt;br /&gt;
| aspect ratio || 형상비&lt;br /&gt;
|-&lt;br /&gt;
| ASIC (application-specific integrated circuit) || 주문형반도체&lt;br /&gt;
|-&lt;br /&gt;
| bidirectional || 양방향의&lt;br /&gt;
|-&lt;br /&gt;
| big-oh || 빅오&lt;br /&gt;
|-&lt;br /&gt;
| bipartite graph || 이분 그래프&lt;br /&gt;
|-&lt;br /&gt;
| bottleneck || 병목&lt;br /&gt;
|-&lt;br /&gt;
| bottom-up || 상향식&lt;br /&gt;
|-&lt;br /&gt;
| bounding box || 바운딩 박스&lt;br /&gt;
|-&lt;br /&gt;
| breadth-first search (BFS) || 넓이 우선 탐색&lt;br /&gt;
|-&lt;br /&gt;
| buffer insertion, buffering || 버퍼 삽임, 버퍼링&lt;br /&gt;
|-&lt;br /&gt;
| capacitive load || 정전 용량 부하&lt;br /&gt;
|-&lt;br /&gt;
| capacity || 정전 용량&lt;br /&gt;
|-&lt;br /&gt;
| capacitance (capacitive) shielding || 정전기 가리기&lt;br /&gt;
|-&lt;br /&gt;
| channel || 채널&lt;br /&gt;
|-&lt;br /&gt;
| chip die || 칩다이&lt;br /&gt;
|-&lt;br /&gt;
| clique || 크릭&lt;br /&gt;
|-&lt;br /&gt;
| clock cycle, period || 클락 사이클, 주기&lt;br /&gt;
|-&lt;br /&gt;
| clock tree || 클락 트리&lt;br /&gt;
|-&lt;br /&gt;
| clock skew || 클락 스큐&lt;br /&gt;
|-&lt;br /&gt;
| CMOS (complementary metal oxide semiconductor) || 상보형금속산화반도체&lt;br /&gt;
|-&lt;br /&gt;
| combinational circuit || 조합 회로&lt;br /&gt;
|- &lt;br /&gt;
| combinatorial optimization || 조합 최적화&lt;br /&gt;
|-&lt;br /&gt;
| communication ||  통신&lt;br /&gt;
|-&lt;br /&gt;
| conditioning number || 조건 수치&lt;br /&gt;
|-&lt;br /&gt;
| conductor || 도체&lt;br /&gt;
|-&lt;br /&gt;
| congestion || 밀집도&lt;br /&gt;
|-&lt;br /&gt;
| congestion-driven || 밀집도-주도의&lt;br /&gt;
|-&lt;br /&gt;
| conjugate gradients || 켤레 구배법&lt;br /&gt;
|-&lt;br /&gt;
| constraint || 제약조건&lt;br /&gt;
|-&lt;br /&gt;
| converter || 변환기&lt;br /&gt;
|-&lt;br /&gt;
| convex || 볼록&lt;br /&gt;
|-&lt;br /&gt;
| correction || 교정&lt;br /&gt;
|-&lt;br /&gt;
| coupling capacitance || 커플링 정전용량&lt;br /&gt;
|-&lt;br /&gt;
| critical ||  심각한, 임계&lt;br /&gt;
|-&lt;br /&gt;
| crosstalk noise || 누화 잡음&lt;br /&gt;
|-&lt;br /&gt;
| current || 전류&lt;br /&gt;
|-&lt;br /&gt;
| curve || 곡선&lt;br /&gt;
|-&lt;br /&gt;
| data point (in a data set) || 데이터 포인트 &lt;br /&gt;
|-&lt;br /&gt;
| delay budgeting || 지연시간 허용량&lt;br /&gt;
|-&lt;br /&gt;
| delay (fall delay / rise delay) || 지연시간 (신호 하강 지연시간 / 신호 상승 지연시간)&lt;br /&gt;
|-&lt;br /&gt;
| density || 밀도&lt;br /&gt;
|-&lt;br /&gt;
| depth-first search (DFS) || 깊이-우선 탐색&lt;br /&gt;
|-&lt;br /&gt;
| derivative || 미분&lt;br /&gt;
|-&lt;br /&gt;
| design flow || 설계 흐름&lt;br /&gt;
|-&lt;br /&gt;
| design productivity crisis || 설계 생산성 위기&lt;br /&gt;
|-&lt;br /&gt;
| design rule || 설계 규칙&lt;br /&gt;
|-&lt;br /&gt;
| diamond || 다이아몬드&lt;br /&gt;
|-&lt;br /&gt;
| die || 다이&lt;br /&gt;
|-&lt;br /&gt;
| digital || 디지털&lt;br /&gt;
|-&lt;br /&gt;
| directed graph || 방향성 그래프&lt;br /&gt;
|-&lt;br /&gt;
| distribution || 배분&lt;br /&gt;
|-&lt;br /&gt;
| detour || 우회&lt;br /&gt;
|-&lt;br /&gt;
| driver || 구동기&lt;br /&gt;
|-&lt;br /&gt;
| driven (sink, pin) ||  구동된&lt;br /&gt;
|-&lt;br /&gt;
| dogleg || 도그레그&lt;br /&gt;
|-&lt;br /&gt;
| downsizing || 크기 줄이기&lt;br /&gt;
|-&lt;br /&gt;
| downstream || 다운스트림&lt;br /&gt;
|-&lt;br /&gt;
| EDA (electronic design automation) || 전자설계 자동화&lt;br /&gt;
|-&lt;br /&gt;
| edge || 간선&lt;br /&gt;
|-&lt;br /&gt;
| embedding || 내포된&lt;br /&gt;
|-&lt;br /&gt;
| engine || 엔진&lt;br /&gt;
|-&lt;br /&gt;
| estimate || 예측하다&lt;br /&gt;
|-&lt;br /&gt;
| evenly || 균일하게&lt;br /&gt;
|-&lt;br /&gt;
| evidence || 증거&lt;br /&gt;
|-&lt;br /&gt;
| excessive || 과도한&lt;br /&gt;
|-&lt;br /&gt;
| exhaustive enumeration || 완결 열거&lt;br /&gt;
|-&lt;br /&gt;
| gain || 이익&lt;br /&gt;
|-&lt;br /&gt;
| gate || 게이트&lt;br /&gt;
|-&lt;br /&gt;
| gate array || 게이트 배열&lt;br /&gt;
|-&lt;br /&gt;
| gate sizing || 게이트 크기조절&lt;br /&gt;
|-&lt;br /&gt;
| ground || 접지&lt;br /&gt;
|-&lt;br /&gt;
| fab, fabrication || 팹, 제작&lt;br /&gt;
|-&lt;br /&gt;
| fake || 가짜의&lt;br /&gt;
|-&lt;br /&gt;
| fanin || 팬인&lt;br /&gt;
|-&lt;br /&gt;
| fanout || 팬아웃&lt;br /&gt;
|-&lt;br /&gt;
| feedthrough cell || 관통 셀&lt;br /&gt;
|-&lt;br /&gt;
| fixed die || 고정 다이&lt;br /&gt;
|-&lt;br /&gt;
| flip-flop || 플립플롭&lt;br /&gt;
|-&lt;br /&gt;
| floorplanning || 플로우플랜&lt;br /&gt;
|-&lt;br /&gt;
| floorplan sizing || 프로우플랜 크기조절&lt;br /&gt;
|-&lt;br /&gt;
| flow || 흐름&lt;br /&gt;
|-&lt;br /&gt;
| force-directed || 힘균형에 의한&lt;br /&gt;
|-&lt;br /&gt;
| FIFO (first-in first-out) || 선입선출&lt;br /&gt;
|-&lt;br /&gt;
| FPGA (field-programmable gate array), PLD (programmable logic device) || 현장 프로그래머블 게이트 어레이, 설계 가능 논리 소자&lt;br /&gt;
|-&lt;br /&gt;
| full-chip routing || 칩-전체 배선&lt;br /&gt;
|-&lt;br /&gt;
| grid || 격자&lt;br /&gt;
|-&lt;br /&gt;
| hard block || 하드 블록&lt;br /&gt;
|-&lt;br /&gt;
| hardware || 하드웨어&lt;br /&gt;
|-&lt;br /&gt;
| height || 높이&lt;br /&gt;
|-&lt;br /&gt;
| hill-climbing (an optimization approach) || 언덕오르기&lt;br /&gt;
|-&lt;br /&gt;
| hold constraints || 홀드 제약 조건&lt;br /&gt;
|-&lt;br /&gt;
| HPWL || 주위 둘레 반의 선 길이&lt;br /&gt;
|-&lt;br /&gt;
| IC layout || 집적회로 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| inaccuracy || 부정확&lt;br /&gt;
|-&lt;br /&gt;
| increase || 증가&lt;br /&gt;
|-&lt;br /&gt;
| intersect || 가로자르다&lt;br /&gt;
|-&lt;br /&gt;
| insulator || 절연체&lt;br /&gt;
|-&lt;br /&gt;
| interconnect || 연결선&lt;br /&gt;
|-&lt;br /&gt;
| intrinsic delay ||  고유 지연시간&lt;br /&gt;
|-&lt;br /&gt;
| ITRS (the International Technology Roadmap for Semiconductors) || 반도체의 국제 기술 로드맵&lt;br /&gt;
|-&lt;br /&gt;
| layer assignment (for a route) || 층 배정&lt;br /&gt;
|-&lt;br /&gt;
| layout optimizations || 레이아웃 최적화들&lt;br /&gt;
|-&lt;br /&gt;
| latch || 래치&lt;br /&gt;
|-&lt;br /&gt;
| layout || 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| leakage || 누설&lt;br /&gt;
|-&lt;br /&gt;
| length || 길이&lt;br /&gt;
|-&lt;br /&gt;
| light ||  경량의&lt;br /&gt;
|-&lt;br /&gt;
| lock || 잠금&lt;br /&gt;
|-&lt;br /&gt;
| longest path || 가장 긴 경로&lt;br /&gt;
|-&lt;br /&gt;
| lookup table || 참조표&lt;br /&gt;
|-&lt;br /&gt;
| loop || 순환&lt;br /&gt;
|-&lt;br /&gt;
| Manhattan distance, L1-distance || 맨해턴-기반 거리, L1-기반 거리&lt;br /&gt;
|-&lt;br /&gt;
| mask (photomask) || 마스크(포토마스크) &lt;br /&gt;
|-&lt;br /&gt;
| mask generation || 마스크 생성&lt;br /&gt;
|-&lt;br /&gt;
| matching || 매칭&lt;br /&gt;
|-&lt;br /&gt;
| merge || 합치다&lt;br /&gt;
|-&lt;br /&gt;
| mesh || 그물구조&lt;br /&gt;
|-&lt;br /&gt;
| method of means and medians || 평균과 중간값에 의한 방법&lt;br /&gt;
|-&lt;br /&gt;
| min-cut placement || 최소컷 배치&lt;br /&gt;
|-&lt;br /&gt;
| minimum least squares || 최소 &lt;br /&gt;
|-&lt;br /&gt;
| move-based optimization || 이주-기반 최적화&lt;br /&gt;
|-&lt;br /&gt;
| move gain || 이주 이익&lt;br /&gt;
|-&lt;br /&gt;
| multistage optimization || 다단계 최적화&lt;br /&gt;
|-&lt;br /&gt;
| negligible || 무시할 정도의&lt;br /&gt;
|-&lt;br /&gt;
| negotiated congestion routing || 협상된 밀집도 배선&lt;br /&gt;
|-&lt;br /&gt;
| netlist || 넷리스트&lt;br /&gt;
|-&lt;br /&gt;
| netlist restructuring || 넷리스트 재구성하기&lt;br /&gt;
|-&lt;br /&gt;
| network || 네트워크&lt;br /&gt;
|-&lt;br /&gt;
| noise || 잡음&lt;br /&gt;
|-&lt;br /&gt;
| nonintersecting routes || 교차하지 않는 경로&lt;br /&gt;
|-&lt;br /&gt;
| nonoverlapping blocks || 겹치지 않는 블록들&lt;br /&gt;
|-&lt;br /&gt;
| nonslicing floorplan || 비슬라이싱 플로어플랜&lt;br /&gt;
|-&lt;br /&gt;
| nonuniform || 불균일의&lt;br /&gt;
|-&lt;br /&gt;
| offset || 옵셋&lt;br /&gt;
|-&lt;br /&gt;
| ordering || 순서 정하기&lt;br /&gt;
|-&lt;br /&gt;
| overlap || 겹치다&lt;br /&gt;
|-&lt;br /&gt;
| over-the-cell routing || 셀 위로의 배선&lt;br /&gt;
|-&lt;br /&gt;
| pad || 패드&lt;br /&gt;
|-&lt;br /&gt;
| partial derivative || 부분 미분&lt;br /&gt;
|-&lt;br /&gt;
| pass (in algorithms) || 단계 (패스)&lt;br /&gt;
|-&lt;br /&gt;
| path ||  경로&lt;br /&gt;
|-&lt;br /&gt;
| pattern || 패턴&lt;br /&gt;
|-&lt;br /&gt;
| pattern routing || 패턴 배선&lt;br /&gt;
|-&lt;br /&gt;
| partition || 분할&lt;br /&gt;
|-&lt;br /&gt;
| PCB (printed circuit board) || 인쇄회로기판&lt;br /&gt;
|-&lt;br /&gt;
| performance constraints || 성능제약조건들&lt;br /&gt;
|-&lt;br /&gt;
| performance optimization || 수행능력 최적화, 성능 최적화&lt;br /&gt;
|-&lt;br /&gt;
| per-unit resistance (capacitance) || 단위 저항 (전하) (전하용량)&lt;br /&gt;
|-&lt;br /&gt;
| pin || 핀&lt;br /&gt;
|-&lt;br /&gt;
| pin assignment || 핀 배정&lt;br /&gt;
|-&lt;br /&gt;
| pin ordering || 핀 순서 정하기&lt;br /&gt;
|-&lt;br /&gt;
| placement || 배치&lt;br /&gt;
|-&lt;br /&gt;
| primary inputs (outputs) || 주요 입력들 (출력들)&lt;br /&gt;
|-&lt;br /&gt;
| pole ||  극, 폴&lt;br /&gt;
|-&lt;br /&gt;
| polygon || 다각형&lt;br /&gt;
|-&lt;br /&gt;
| power || 전력&lt;br /&gt;
|-&lt;br /&gt;
| power consumption || 전력 소비&lt;br /&gt;
|-&lt;br /&gt;
| power network || 전원 네트워크 &lt;br /&gt;
|-&lt;br /&gt;
| process variation || 공정 변이&lt;br /&gt;
|-&lt;br /&gt;
| proximity || 근접&lt;br /&gt;
|-&lt;br /&gt;
| queue || 큐&lt;br /&gt;
|-&lt;br /&gt;
| rectangle || 사각형&lt;br /&gt;
|-&lt;br /&gt;
| reduce || 줄이다&lt;br /&gt;
|-&lt;br /&gt;
| refinement (of a clustered graph) (different from partition refinement) || 세밀화&lt;br /&gt;
|-&lt;br /&gt;
| remove || 제거하다&lt;br /&gt;
|-&lt;br /&gt;
| restructuring || 재구성하기&lt;br /&gt;
|-&lt;br /&gt;
| repeater || 리피터&lt;br /&gt;
|-&lt;br /&gt;
| required arrival time (RAT) || 요구도착시간, 도착 요구시간&lt;br /&gt;
|-&lt;br /&gt;
| reset || 재설정, 리셋, 초기화&lt;br /&gt;
|-&lt;br /&gt;
| resistance || 저항&lt;br /&gt;
|-&lt;br /&gt;
| resolution enhancement technique (RET) || 해상도 향상 기법&lt;br /&gt;
|-&lt;br /&gt;
| rip-up and reroute || 해체후 재배선&lt;br /&gt;
|-&lt;br /&gt;
| routing || 배선&lt;br /&gt;
|-&lt;br /&gt;
| routing congestion || 배선 밀집도&lt;br /&gt;
|-&lt;br /&gt;
| routing pitch || 배선 피치&lt;br /&gt;
|-&lt;br /&gt;
| routing track || 배선 트랙&lt;br /&gt;
|-&lt;br /&gt;
| row-based layout || 행-기반 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| runtime || 수행시간&lt;br /&gt;
|-&lt;br /&gt;
| scale || 규모&lt;br /&gt;
|-&lt;br /&gt;
| schedule || 스케쥴&lt;br /&gt;
|-&lt;br /&gt;
| segment || 부분, 세그먼트, 분절&lt;br /&gt;
|-&lt;br /&gt;
| semiconductor wafer || 반도체 웨이퍼&lt;br /&gt;
|-&lt;br /&gt;
| sequential circuit || 순서회로, 혹은 순차회로&lt;br /&gt;
|-&lt;br /&gt;
| set || 집합&lt;br /&gt;
|-&lt;br /&gt;
| setup constraints || 셋업 제약조건&lt;br /&gt;
|-&lt;br /&gt;
| shallow || 얕은 &lt;br /&gt;
|-&lt;br /&gt;
| shape || 형태&lt;br /&gt;
|-&lt;br /&gt;
| short-circuit || 단락&lt;br /&gt;
|-&lt;br /&gt;
| shortest-path tree || 최단경로 트리&lt;br /&gt;
|-&lt;br /&gt;
| signal net || 신호 선&lt;br /&gt;
|-&lt;br /&gt;
| signal integrity || 신호 무결성&lt;br /&gt;
|-&lt;br /&gt;
| signoff || 사인오프&lt;br /&gt;
|-&lt;br /&gt;
| skew || 어긋남&lt;br /&gt;
|-&lt;br /&gt;
| slew rate || 증가속도&lt;br /&gt;
|-&lt;br /&gt;
| slicing floorplan || 슬라이싱 플로어플랜&lt;br /&gt;
|-&lt;br /&gt;
| simulated annealing || 모의 담금질&lt;br /&gt;
|-&lt;br /&gt;
| single-trunk tree || 단일-줄기 트리&lt;br /&gt;
|-&lt;br /&gt;
| sizing || 크기조정&lt;br /&gt;
|-&lt;br /&gt;
| snaking || 스네이킹&lt;br /&gt;
|-&lt;br /&gt;
| soft block || 소프트 블록&lt;br /&gt;
|-&lt;br /&gt;
| spanning tree || 스패닝 트리&lt;br /&gt;
|-&lt;br /&gt;
| sparse || 희박한&lt;br /&gt;
|-&lt;br /&gt;
| specific ||  특정의&lt;br /&gt;
|-&lt;br /&gt;
| square || 제곱, 사각형&lt;br /&gt;
|-&lt;br /&gt;
| stage || 단계&lt;br /&gt;
|-&lt;br /&gt;
| standard cell ||  표준셀&lt;br /&gt;
|-&lt;br /&gt;
| successive (over)relaxation || 연속적인 이완&lt;br /&gt;
|-&lt;br /&gt;
| switchbox || 스위치박스&lt;br /&gt;
|-&lt;br /&gt;
| tapeout (of a chip) || 테이프-아웃&lt;br /&gt;
|-&lt;br /&gt;
| target || 목표&lt;br /&gt;
|-&lt;br /&gt;
| technology node || 테크놀러지 노드&lt;br /&gt;
|-&lt;br /&gt;
| termination || 종료&lt;br /&gt;
|-&lt;br /&gt;
| thickness || 두께&lt;br /&gt;
|-&lt;br /&gt;
| timing slack || 타이밍 여유분&lt;br /&gt;
|-&lt;br /&gt;
| timing-driven placement/routing || 타이밍 주도의 배치/배선&lt;br /&gt;
|-&lt;br /&gt;
| top-down || 하향식&lt;br /&gt;
|-&lt;br /&gt;
| total length || 총 길이&lt;br /&gt;
|-&lt;br /&gt;
| tradeoff || 균형, 상반관계&lt;br /&gt;
|-&lt;br /&gt;
| transition time || 천이시간&lt;br /&gt;
|-&lt;br /&gt;
| traversal || 순회&lt;br /&gt;
|-&lt;br /&gt;
| trial placement/routing || 배치/배선 시도&lt;br /&gt;
|-&lt;br /&gt;
| try || 시도(하다)&lt;br /&gt;
|-&lt;br /&gt;
| uniform || 균일한&lt;br /&gt;
|-&lt;br /&gt;
| undirected graph || 무방향 그래프&lt;br /&gt;
|-&lt;br /&gt;
| unroll || 펼치다&lt;br /&gt;
|-&lt;br /&gt;
| update || 수정하다&lt;br /&gt;
|-&lt;br /&gt;
| upstream || 선행&lt;br /&gt;
|-&lt;br /&gt;
| variable die || 가변 다이&lt;br /&gt;
|-&lt;br /&gt;
| via || 비아&lt;br /&gt;
|-&lt;br /&gt;
| violation || 위반&lt;br /&gt;
|-&lt;br /&gt;
| voltage || 전압&lt;br /&gt;
|-&lt;br /&gt;
| wafer || 웨이퍼&lt;br /&gt;
|-&lt;br /&gt;
| width || 너비&lt;br /&gt;
|-&lt;br /&gt;
| VLSI (very-large system integration) || 초대규모집적회로&lt;br /&gt;
|-&lt;br /&gt;
| VDD || 양극 공급전압&lt;br /&gt;
|-&lt;br /&gt;
| VSS || VSS, 음극 공급전압, 그라운드&lt;br /&gt;
|-&lt;br /&gt;
| yield || 수율&lt;br /&gt;
|-&lt;br /&gt;
| ZSA (zero-slack algorithm) || 제로-슬랙 알고리즘&lt;br /&gt;
|-&lt;br /&gt;
| ZST (zero-skew tree) || 제로-스큐 트리&lt;br /&gt;
|}&lt;/div&gt;</summary>
		<author><name>MCKim</name></author>	</entry>

	<entry>
		<id>http://photon.eecs.umich.edu/wiki/index.php/Korean</id>
		<title>Korean</title>
		<link rel="alternate" type="text/html" href="http://photon.eecs.umich.edu/wiki/index.php/Korean"/>
				<updated>2013-08-04T03:32:51Z</updated>
		
		<summary type="html">&lt;p&gt;MCKim: /* 피지컬 디자인 수업을 위한 용어 해설 목록 */&lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;&lt;br /&gt;
Back to [[Glossary|Other Languages]]&lt;br /&gt;
= 피지컬 디자인 수업을 위한 용어 해설 목록 =&lt;br /&gt;
, 김명철  &amp;lt;mckima(a)umich.edu&amp;gt;&lt;br /&gt;
{| class=&amp;quot;wikitable sortable&amp;quot;&lt;br /&gt;
|-&lt;br /&gt;
! English terms !! Korean terms&lt;br /&gt;
|-&lt;br /&gt;
| acceptance criterion  || 인정 기준&lt;br /&gt;
|-&lt;br /&gt;
| actual arrival time (AAT) || 실제 도착시간&lt;br /&gt;
|-&lt;br /&gt;
| adjacent || 인접한&lt;br /&gt;
|-&lt;br /&gt;
| admissible function || 허용 함수&lt;br /&gt;
|-&lt;br /&gt;
| alignment || 정렬&lt;br /&gt;
|-&lt;br /&gt;
| aspect ratio || 형상비&lt;br /&gt;
|-&lt;br /&gt;
| ASIC (application-specific integrated circuit) || 주문형반도체&lt;br /&gt;
|-&lt;br /&gt;
| bidirectional || 양방향의&lt;br /&gt;
|-&lt;br /&gt;
| big-oh || 빅오&lt;br /&gt;
|-&lt;br /&gt;
| bipartite graph || 이분 그래프&lt;br /&gt;
|-&lt;br /&gt;
| bottleneck || 병목&lt;br /&gt;
|-&lt;br /&gt;
| bottom-up || 상향식&lt;br /&gt;
|-&lt;br /&gt;
| bounding box || 바운딩 박스&lt;br /&gt;
|-&lt;br /&gt;
| breadth-first search (BFS) || 넓이 우선 탐색&lt;br /&gt;
|-&lt;br /&gt;
| buffer insertion, buffering || 버퍼 삽임, 버퍼링&lt;br /&gt;
|-&lt;br /&gt;
| capacitive load || 정전 용량 부하&lt;br /&gt;
|-&lt;br /&gt;
| capacity || 정전 용량&lt;br /&gt;
|-&lt;br /&gt;
| capacitance (capacitive) shielding || 정전기 가리기&lt;br /&gt;
|-&lt;br /&gt;
| channel || 채널&lt;br /&gt;
|-&lt;br /&gt;
| chip die || 칩다이&lt;br /&gt;
|-&lt;br /&gt;
| clique || 크릭&lt;br /&gt;
|-&lt;br /&gt;
| clock cycle, period || 클락 사이클, 주기&lt;br /&gt;
|-&lt;br /&gt;
| clock tree || 클락 트리&lt;br /&gt;
|-&lt;br /&gt;
| clock skew || 클락 스큐&lt;br /&gt;
|-&lt;br /&gt;
| CMOS (complementary metal oxide semiconductor) || 상보형금속산화반도체&lt;br /&gt;
|-&lt;br /&gt;
| combinational circuit || 조합 회로&lt;br /&gt;
|- &lt;br /&gt;
| combinatorial optimization || 조합 최적화&lt;br /&gt;
|-&lt;br /&gt;
| communication ||  통신&lt;br /&gt;
|-&lt;br /&gt;
| conditioning number || 조건 수치&lt;br /&gt;
|-&lt;br /&gt;
| conductor || 도체&lt;br /&gt;
|-&lt;br /&gt;
| congestion || 밀집도&lt;br /&gt;
|-&lt;br /&gt;
| congestion-driven || 밀집도-주도의&lt;br /&gt;
|-&lt;br /&gt;
| conjugate gradients || 켤레 구배법&lt;br /&gt;
|-&lt;br /&gt;
| constraint || 제약조건&lt;br /&gt;
|-&lt;br /&gt;
| converter || 변환기&lt;br /&gt;
|-&lt;br /&gt;
| convex || 볼록&lt;br /&gt;
|-&lt;br /&gt;
| correction || 교정&lt;br /&gt;
|-&lt;br /&gt;
| coupling capacitance || 커플링 정전용량&lt;br /&gt;
|-&lt;br /&gt;
| critical ||  심각한, 임계&lt;br /&gt;
|-&lt;br /&gt;
| crosstalk noise || 누화 잡음&lt;br /&gt;
|-&lt;br /&gt;
| current || 전류&lt;br /&gt;
|-&lt;br /&gt;
| curve || 곡선&lt;br /&gt;
|-&lt;br /&gt;
| data point (in a data set) || 데이터 포인트 &lt;br /&gt;
|-&lt;br /&gt;
| delay budgeting || 지연시간 허용량&lt;br /&gt;
|-&lt;br /&gt;
| delay (fall delay / rise delay) || 지연시간 (신호 하강 지연시간 / 신호 상승 지연시간)&lt;br /&gt;
|-&lt;br /&gt;
| density || 밀도&lt;br /&gt;
|-&lt;br /&gt;
| depth-first search (DFS) || 깊이-우선 탐색&lt;br /&gt;
|-&lt;br /&gt;
| derivative || 미분&lt;br /&gt;
|-&lt;br /&gt;
| design flow || 설계 흐름&lt;br /&gt;
|-&lt;br /&gt;
| design productivity crisis || 설계 생산성 위기&lt;br /&gt;
|-&lt;br /&gt;
| design rule || 설계 규칙&lt;br /&gt;
|-&lt;br /&gt;
| diamond || 다이아몬드&lt;br /&gt;
|-&lt;br /&gt;
| die || 다이&lt;br /&gt;
|-&lt;br /&gt;
| digital || 디지털&lt;br /&gt;
|-&lt;br /&gt;
| directed graph || 방향성 그래프&lt;br /&gt;
|-&lt;br /&gt;
| distribution || 배분&lt;br /&gt;
|-&lt;br /&gt;
| detour || 우회&lt;br /&gt;
|-&lt;br /&gt;
| driver || 구동기&lt;br /&gt;
|-&lt;br /&gt;
| driven (sink, pin) ||  구동된&lt;br /&gt;
|-&lt;br /&gt;
| dogleg || 도그레그&lt;br /&gt;
|-&lt;br /&gt;
| downsizing || 크기 줄이기&lt;br /&gt;
|-&lt;br /&gt;
| downstream || 다운스트림&lt;br /&gt;
|-&lt;br /&gt;
| EDA (electronic design automation) || 전자설계 자동화&lt;br /&gt;
|-&lt;br /&gt;
| edge || 간선&lt;br /&gt;
|-&lt;br /&gt;
| embedding || 내포된&lt;br /&gt;
|-&lt;br /&gt;
| engine || 엔진&lt;br /&gt;
|-&lt;br /&gt;
| estimate || 예측하다&lt;br /&gt;
|-&lt;br /&gt;
| evenly || 균일하게&lt;br /&gt;
|-&lt;br /&gt;
| evidence || 증거&lt;br /&gt;
|-&lt;br /&gt;
| excessive || 과도한&lt;br /&gt;
|-&lt;br /&gt;
| exhaustive enumeration || 완결 열거&lt;br /&gt;
|-&lt;br /&gt;
| gain || 이익&lt;br /&gt;
|-&lt;br /&gt;
| gate || 게이트&lt;br /&gt;
|-&lt;br /&gt;
| gate array || 게이트 배열&lt;br /&gt;
|-&lt;br /&gt;
| gate sizing || 게이트 크기조절&lt;br /&gt;
|-&lt;br /&gt;
| ground || 접지&lt;br /&gt;
|-&lt;br /&gt;
| fab, fabrication || 팹, 제작&lt;br /&gt;
|-&lt;br /&gt;
| fake || 가짜의&lt;br /&gt;
|-&lt;br /&gt;
| fanin || 팬인&lt;br /&gt;
|-&lt;br /&gt;
| fanout || 팬아웃&lt;br /&gt;
|-&lt;br /&gt;
| feedthrough cell || 관통 셀&lt;br /&gt;
|-&lt;br /&gt;
| fixed die || 고정 다이&lt;br /&gt;
|-&lt;br /&gt;
| flip-flop || 플립플롭&lt;br /&gt;
|-&lt;br /&gt;
| floorplanning || 플로우플랜&lt;br /&gt;
|-&lt;br /&gt;
| floorplan sizing || 프로우플랜 크기조절&lt;br /&gt;
|-&lt;br /&gt;
| flow || 흐름&lt;br /&gt;
|-&lt;br /&gt;
| force-directed || 힘균형에 의한&lt;br /&gt;
|-&lt;br /&gt;
| FIFO (first-in first-out) || 선입선출&lt;br /&gt;
|-&lt;br /&gt;
| FPGA (field-programmable gate array), PLD (programmable logic device) || 현장 프로그래머블 게이트 어레이, 설계 가능 논리 소자&lt;br /&gt;
|-&lt;br /&gt;
| full-chip routing || 칩-전체 배선&lt;br /&gt;
|-&lt;br /&gt;
| grid || 격자&lt;br /&gt;
|-&lt;br /&gt;
| hard block || 하드 블록&lt;br /&gt;
|-&lt;br /&gt;
| hardware || 하드웨어&lt;br /&gt;
|-&lt;br /&gt;
| height || 높이&lt;br /&gt;
|-&lt;br /&gt;
| hill-climbing (an optimization approach) || 언덕오르기&lt;br /&gt;
|-&lt;br /&gt;
| hold constraints || 홀드 제약 조건&lt;br /&gt;
|-&lt;br /&gt;
| HPWL || 주위 둘레 반의 선 길이&lt;br /&gt;
|-&lt;br /&gt;
| IC layout || 집적회로 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| inaccuracy || 부정확&lt;br /&gt;
|-&lt;br /&gt;
| increase || 증가&lt;br /&gt;
|-&lt;br /&gt;
| intersect || 가로자르다&lt;br /&gt;
|-&lt;br /&gt;
| insulator || 절연체&lt;br /&gt;
|-&lt;br /&gt;
| interconnect || 연결선&lt;br /&gt;
|-&lt;br /&gt;
| intrinsic delay ||  고유 지연시간&lt;br /&gt;
|-&lt;br /&gt;
| ITRS (the International Technology Roadmap for Semiconductors) || 반도체의 국제 기술 로드맵&lt;br /&gt;
|-&lt;br /&gt;
| layer assignment (for a route) || 층 배정&lt;br /&gt;
|-&lt;br /&gt;
| layout optimizations || 레이아웃 최적화들&lt;br /&gt;
|-&lt;br /&gt;
| latch || 래치&lt;br /&gt;
|-&lt;br /&gt;
| layout || 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| leakage || 누설&lt;br /&gt;
|-&lt;br /&gt;
| length || 길이&lt;br /&gt;
|-&lt;br /&gt;
| light ||  경량의&lt;br /&gt;
|-&lt;br /&gt;
| lock || 잠금&lt;br /&gt;
|-&lt;br /&gt;
| longest path || 가장 긴 경로&lt;br /&gt;
|-&lt;br /&gt;
| lookup table || 참조표&lt;br /&gt;
|-&lt;br /&gt;
| loop || 순환&lt;br /&gt;
|-&lt;br /&gt;
| Manhattan distance, L1-distance || 맨해턴-기반 거리, L1-기반 거리&lt;br /&gt;
|-&lt;br /&gt;
| mask (photomask) || 마스크(포토마스크) &lt;br /&gt;
|-&lt;br /&gt;
| mask generation || 마스크 생성&lt;br /&gt;
|-&lt;br /&gt;
| matching || 매칭&lt;br /&gt;
|-&lt;br /&gt;
| merge || 합치다&lt;br /&gt;
|-&lt;br /&gt;
| mesh || 그물구조&lt;br /&gt;
|-&lt;br /&gt;
| method of means and medians || 평균과 중간값에 의한 방법&lt;br /&gt;
|-&lt;br /&gt;
| min-cut placement || 최소컷 배치&lt;br /&gt;
|-&lt;br /&gt;
| minimum least squares || 최소 &lt;br /&gt;
|-&lt;br /&gt;
| move-based optimization || 이주-기반 최적화&lt;br /&gt;
|-&lt;br /&gt;
| move gain || 이주 이익&lt;br /&gt;
|-&lt;br /&gt;
| multistage optimization || 다단계 최적화&lt;br /&gt;
|-&lt;br /&gt;
| negligible || 무시할 정도의&lt;br /&gt;
|-&lt;br /&gt;
| negotiated congestion routing || 협상된 밀집도 배선&lt;br /&gt;
|-&lt;br /&gt;
| netlist || 넷리스트&lt;br /&gt;
|-&lt;br /&gt;
| netlist restructuring || 넷리스트 재구성하기&lt;br /&gt;
|-&lt;br /&gt;
| network || 네트워크&lt;br /&gt;
|-&lt;br /&gt;
| noise || 잡음&lt;br /&gt;
|-&lt;br /&gt;
| nonintersecting routes || 교차하지 않는 경로&lt;br /&gt;
|-&lt;br /&gt;
| nonoverlapping blocks || 겹치지 않는 블록들&lt;br /&gt;
|-&lt;br /&gt;
| nonslicing floorplan || 비슬라이싱 플로어플랜&lt;br /&gt;
|-&lt;br /&gt;
| nonuniform || 불균일의&lt;br /&gt;
|-&lt;br /&gt;
| offset || 옵셋&lt;br /&gt;
|-&lt;br /&gt;
| ordering || 순서 정하기&lt;br /&gt;
|-&lt;br /&gt;
| overlap || 겹치다&lt;br /&gt;
|-&lt;br /&gt;
| over-the-cell routing || 셀 위로의 배선&lt;br /&gt;
|-&lt;br /&gt;
| pad || 패드&lt;br /&gt;
|-&lt;br /&gt;
| partial derivative || 부분 미분&lt;br /&gt;
|-&lt;br /&gt;
| pass (in algorithms) || 단계 (패스)&lt;br /&gt;
|-&lt;br /&gt;
| path ||  경로&lt;br /&gt;
|-&lt;br /&gt;
| pattern || 패턴&lt;br /&gt;
|-&lt;br /&gt;
| pattern routing || 패턴 배선&lt;br /&gt;
|-&lt;br /&gt;
| partition || 분할&lt;br /&gt;
|-&lt;br /&gt;
| PCB (printed circuit board) || 인쇄회로기판&lt;br /&gt;
|-&lt;br /&gt;
| performance constraints || 성능제약조건들&lt;br /&gt;
|-&lt;br /&gt;
| performance optimization || 수행능력 최적화, 성능 최적화&lt;br /&gt;
|-&lt;br /&gt;
| per-unit resistance (capacitance) || 단위 저항 (전하) (전하용량)&lt;br /&gt;
|-&lt;br /&gt;
| pin || 핀&lt;br /&gt;
|-&lt;br /&gt;
| pin assignment || 핀 배정&lt;br /&gt;
|-&lt;br /&gt;
| pin ordering || 핀 순서 정하기&lt;br /&gt;
|-&lt;br /&gt;
| placement || 배치&lt;br /&gt;
|-&lt;br /&gt;
| primary inputs (outputs) || 주요 입력들 (출력들)&lt;br /&gt;
|-&lt;br /&gt;
| pole ||  극, 폴&lt;br /&gt;
|-&lt;br /&gt;
| polygon || 다각형&lt;br /&gt;
|-&lt;br /&gt;
| power || 전력&lt;br /&gt;
|-&lt;br /&gt;
| power consumption || 전력 소비&lt;br /&gt;
|-&lt;br /&gt;
| power network || 전원 네트워크 &lt;br /&gt;
|-&lt;br /&gt;
| process variation || 공정 변이&lt;br /&gt;
|-&lt;br /&gt;
| proximity || 근접&lt;br /&gt;
|-&lt;br /&gt;
| queue || 큐&lt;br /&gt;
|-&lt;br /&gt;
| rectangle || 사각형&lt;br /&gt;
|-&lt;br /&gt;
| reduce || 줄이다&lt;br /&gt;
|-&lt;br /&gt;
| refinement (of a clustered graph) (different from partition refinement) || 세밀화&lt;br /&gt;
|-&lt;br /&gt;
| remove || 제거하다&lt;br /&gt;
|-&lt;br /&gt;
| restructuring || 재구성하기&lt;br /&gt;
|-&lt;br /&gt;
| repeater || 리피터&lt;br /&gt;
|-&lt;br /&gt;
| required arrival time (RAT) || 요구도착시간, 도착 요구시간&lt;br /&gt;
|-&lt;br /&gt;
| reset || 재설정, 리셋, 초기화&lt;br /&gt;
|-&lt;br /&gt;
| resistance || 저항&lt;br /&gt;
|-&lt;br /&gt;
| resolution enhancement technique (RET) || 해상도 향상 기법&lt;br /&gt;
|-&lt;br /&gt;
| rip-up and reroute || 해체후 재배선&lt;br /&gt;
|-&lt;br /&gt;
| routing || 배선&lt;br /&gt;
|-&lt;br /&gt;
| routing congestion || 배선 밀집도&lt;br /&gt;
|-&lt;br /&gt;
| routing pitch || 배선 피치&lt;br /&gt;
|-&lt;br /&gt;
| routing track || 배선 트랙&lt;br /&gt;
|-&lt;br /&gt;
| row-based layout || 행-기반 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| runtime || 수행시간&lt;br /&gt;
|-&lt;br /&gt;
| scale || 규모&lt;br /&gt;
|-&lt;br /&gt;
| schedule || 스케쥴&lt;br /&gt;
|-&lt;br /&gt;
| segment || 부분, 세그먼트, 분절&lt;br /&gt;
|-&lt;br /&gt;
| semiconductor wafer || 반도체 웨이퍼&lt;br /&gt;
|-&lt;br /&gt;
| sequential circuit || 순서회로, 혹은 순차회로&lt;br /&gt;
|-&lt;br /&gt;
| set || 집합&lt;br /&gt;
|-&lt;br /&gt;
| setup constraints || 셋업 제약조건&lt;br /&gt;
|-&lt;br /&gt;
| shallow || 얕은 &lt;br /&gt;
|-&lt;br /&gt;
| shape || 형태&lt;br /&gt;
|-&lt;br /&gt;
| short-circuit || 단락&lt;br /&gt;
|-&lt;br /&gt;
| shortest-path tree || 최단경로 트리&lt;br /&gt;
|-&lt;br /&gt;
| signal net || 신호 선&lt;br /&gt;
|-&lt;br /&gt;
| signal integrity || 신호 무결성&lt;br /&gt;
|-&lt;br /&gt;
| signoff || 사인오프&lt;br /&gt;
|-&lt;br /&gt;
| skew || 어긋남&lt;br /&gt;
|-&lt;br /&gt;
| slew rate || 증가속도&lt;br /&gt;
|-&lt;br /&gt;
| slicing floorplan || 슬라이싱 플로어플랜&lt;br /&gt;
|-&lt;br /&gt;
| simulated annealing || 모의 담금질&lt;br /&gt;
|-&lt;br /&gt;
| single-trunk tree || 단일-줄기 트리&lt;br /&gt;
|-&lt;br /&gt;
| sizing || 크기조정&lt;br /&gt;
|-&lt;br /&gt;
| snaking || 스네이킹&lt;br /&gt;
|-&lt;br /&gt;
| soft block || 소프트 블록&lt;br /&gt;
|-&lt;br /&gt;
| spanning tree || 스패닝 트리&lt;br /&gt;
|-&lt;br /&gt;
| sparse || 희박한&lt;br /&gt;
|-&lt;br /&gt;
| specific ||  특정의&lt;br /&gt;
|-&lt;br /&gt;
| square || 제곱, 사각형&lt;br /&gt;
|-&lt;br /&gt;
| stage || 단계&lt;br /&gt;
|-&lt;br /&gt;
| standard cell ||  표준셀&lt;br /&gt;
|-&lt;br /&gt;
| successive (over)relaxation || 연속적인 이완&lt;br /&gt;
|-&lt;br /&gt;
| switchbox || 스위치박스&lt;br /&gt;
|-&lt;br /&gt;
| tapeout (of a chip) || 테이프-아웃&lt;br /&gt;
|-&lt;br /&gt;
| target || 목표&lt;br /&gt;
|-&lt;br /&gt;
| technology node || 테크놀러지 노드&lt;br /&gt;
|-&lt;br /&gt;
| termination || 종료&lt;br /&gt;
|-&lt;br /&gt;
| thickness || 두께&lt;br /&gt;
|-&lt;br /&gt;
| timing slack || 타이밍 여유분&lt;br /&gt;
|-&lt;br /&gt;
| timing-driven placement/routing || 타이밍 주도의 배치/배선&lt;br /&gt;
|-&lt;br /&gt;
| top-down || 하향식&lt;br /&gt;
|-&lt;br /&gt;
| total length || 총 길이&lt;br /&gt;
|-&lt;br /&gt;
| tradeoff || 균형, 상반관계&lt;br /&gt;
|-&lt;br /&gt;
| transition time || 천이시간&lt;br /&gt;
|-&lt;br /&gt;
| traversal || 순회&lt;br /&gt;
|-&lt;br /&gt;
| trial placement/routing || 배치/배선 시도&lt;br /&gt;
|-&lt;br /&gt;
| try || 시도(하다)&lt;br /&gt;
|-&lt;br /&gt;
| uniform || 균일한&lt;br /&gt;
|-&lt;br /&gt;
| undirected graph || 무방향 그래프&lt;br /&gt;
|-&lt;br /&gt;
| unroll || 펼치다&lt;br /&gt;
|-&lt;br /&gt;
| update || 수정하다&lt;br /&gt;
|-&lt;br /&gt;
| upstream || 선행&lt;br /&gt;
|-&lt;br /&gt;
| variable die || 가변 다이&lt;br /&gt;
|-&lt;br /&gt;
| via || 비아&lt;br /&gt;
|-&lt;br /&gt;
| violation || 위반&lt;br /&gt;
|-&lt;br /&gt;
| voltage || 전압&lt;br /&gt;
|-&lt;br /&gt;
| wafer || 웨이퍼&lt;br /&gt;
|-&lt;br /&gt;
| width || 너비&lt;br /&gt;
|-&lt;br /&gt;
| VLSI (very-large system integration) || 초대규모집적회로&lt;br /&gt;
|-&lt;br /&gt;
| VDD || 양극 공급전압&lt;br /&gt;
|-&lt;br /&gt;
| VSS || VSS, 음극 공급전압, 그라운드&lt;br /&gt;
|-&lt;br /&gt;
| yield || 수율&lt;br /&gt;
|-&lt;br /&gt;
| ZSA (zero-slack algorithm) || 제로-슬랙 알고리즘&lt;br /&gt;
|-&lt;br /&gt;
| ZST (zero-skew tree) || 제로-스큐 트리&lt;br /&gt;
|}&lt;/div&gt;</summary>
		<author><name>MCKim</name></author>	</entry>

	<entry>
		<id>http://photon.eecs.umich.edu/wiki/index.php/Korean</id>
		<title>Korean</title>
		<link rel="alternate" type="text/html" href="http://photon.eecs.umich.edu/wiki/index.php/Korean"/>
				<updated>2013-08-04T03:31:32Z</updated>
		
		<summary type="html">&lt;p&gt;MCKim: &lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;&lt;br /&gt;
Back to [[Glossary|Other Languages]]&lt;br /&gt;
= 피지컬 디자인 수업을 위한 용어 해설 목록 =&lt;br /&gt;
&lt;br /&gt;
{| class=&amp;quot;wikitable sortable&amp;quot;&lt;br /&gt;
|-&lt;br /&gt;
! English terms !! Korean terms&lt;br /&gt;
|-&lt;br /&gt;
| acceptance criterion  || 인정 기준&lt;br /&gt;
|-&lt;br /&gt;
| actual arrival time (AAT) || 실제 도착시간&lt;br /&gt;
|-&lt;br /&gt;
| adjacent || 인접한&lt;br /&gt;
|-&lt;br /&gt;
| admissible function || 허용 함수&lt;br /&gt;
|-&lt;br /&gt;
| alignment || 정렬&lt;br /&gt;
|-&lt;br /&gt;
| aspect ratio || 형상비&lt;br /&gt;
|-&lt;br /&gt;
| ASIC (application-specific integrated circuit) || 주문형반도체&lt;br /&gt;
|-&lt;br /&gt;
| bidirectional || 양방향의&lt;br /&gt;
|-&lt;br /&gt;
| big-oh || 빅오&lt;br /&gt;
|-&lt;br /&gt;
| bipartite graph || 이분 그래프&lt;br /&gt;
|-&lt;br /&gt;
| bottleneck || 병목&lt;br /&gt;
|-&lt;br /&gt;
| bottom-up || 상향식&lt;br /&gt;
|-&lt;br /&gt;
| bounding box || 바운딩 박스&lt;br /&gt;
|-&lt;br /&gt;
| breadth-first search (BFS) || 넓이 우선 탐색&lt;br /&gt;
|-&lt;br /&gt;
| buffer insertion, buffering || 버퍼 삽임, 버퍼링&lt;br /&gt;
|-&lt;br /&gt;
| capacitive load || 정전 용량 부하&lt;br /&gt;
|-&lt;br /&gt;
| capacity || 정전 용량&lt;br /&gt;
|-&lt;br /&gt;
| capacitance (capacitive) shielding || 정전기 가리기&lt;br /&gt;
|-&lt;br /&gt;
| channel || 채널&lt;br /&gt;
|-&lt;br /&gt;
| chip die || 칩다이&lt;br /&gt;
|-&lt;br /&gt;
| clique || 크릭&lt;br /&gt;
|-&lt;br /&gt;
| clock cycle, period || 클락 사이클, 주기&lt;br /&gt;
|-&lt;br /&gt;
| clock tree || 클락 트리&lt;br /&gt;
|-&lt;br /&gt;
| clock skew || 클락 스큐&lt;br /&gt;
|-&lt;br /&gt;
| CMOS (complementary metal oxide semiconductor) || 상보형금속산화반도체&lt;br /&gt;
|-&lt;br /&gt;
| combinational circuit || 조합 회로&lt;br /&gt;
|- &lt;br /&gt;
| combinatorial optimization || 조합 최적화&lt;br /&gt;
|-&lt;br /&gt;
| communication ||  통신&lt;br /&gt;
|-&lt;br /&gt;
| conditioning number || 조건 수치&lt;br /&gt;
|-&lt;br /&gt;
| conductor || 도체&lt;br /&gt;
|-&lt;br /&gt;
| congestion || 밀집도&lt;br /&gt;
|-&lt;br /&gt;
| congestion-driven || 밀집도-주도의&lt;br /&gt;
|-&lt;br /&gt;
| conjugate gradients || 켤레 구배법&lt;br /&gt;
|-&lt;br /&gt;
| constraint || 제약조건&lt;br /&gt;
|-&lt;br /&gt;
| converter || 변환기&lt;br /&gt;
|-&lt;br /&gt;
| convex || 볼록&lt;br /&gt;
|-&lt;br /&gt;
| correction || 교정&lt;br /&gt;
|-&lt;br /&gt;
| coupling capacitance || 커플링 정전용량&lt;br /&gt;
|-&lt;br /&gt;
| critical ||  심각한, 임계&lt;br /&gt;
|-&lt;br /&gt;
| crosstalk noise || 누화 잡음&lt;br /&gt;
|-&lt;br /&gt;
| current || 전류&lt;br /&gt;
|-&lt;br /&gt;
| curve || 곡선&lt;br /&gt;
|-&lt;br /&gt;
| data point (in a data set) || 데이터 포인트 &lt;br /&gt;
|-&lt;br /&gt;
| delay budgeting || 지연시간 허용량&lt;br /&gt;
|-&lt;br /&gt;
| delay (fall delay / rise delay) || 지연시간 (신호 하강 지연시간 / 신호 상승 지연시간)&lt;br /&gt;
|-&lt;br /&gt;
| density || 밀도&lt;br /&gt;
|-&lt;br /&gt;
| depth-first search (DFS) || 깊이-우선 탐색&lt;br /&gt;
|-&lt;br /&gt;
| derivative || 미분&lt;br /&gt;
|-&lt;br /&gt;
| design flow || 설계 흐름&lt;br /&gt;
|-&lt;br /&gt;
| design productivity crisis || 설계 생산성 위기&lt;br /&gt;
|-&lt;br /&gt;
| design rule || 설계 규칙&lt;br /&gt;
|-&lt;br /&gt;
| diamond || 다이아몬드&lt;br /&gt;
|-&lt;br /&gt;
| die || 다이&lt;br /&gt;
|-&lt;br /&gt;
| digital || 디지털&lt;br /&gt;
|-&lt;br /&gt;
| directed graph || 방향성 그래프&lt;br /&gt;
|-&lt;br /&gt;
| distribution || 배분&lt;br /&gt;
|-&lt;br /&gt;
| detour || 우회&lt;br /&gt;
|-&lt;br /&gt;
| driver || 구동기&lt;br /&gt;
|-&lt;br /&gt;
| driven (sink, pin) ||  구동된&lt;br /&gt;
|-&lt;br /&gt;
| dogleg || 도그레그&lt;br /&gt;
|-&lt;br /&gt;
| downsizing || 크기 줄이기&lt;br /&gt;
|-&lt;br /&gt;
| downstream || 다운스트림&lt;br /&gt;
|-&lt;br /&gt;
| EDA (electronic design automation) || 전자설계 자동화&lt;br /&gt;
|-&lt;br /&gt;
| edge || 간선&lt;br /&gt;
|-&lt;br /&gt;
| embedding || 내포된&lt;br /&gt;
|-&lt;br /&gt;
| engine || 엔진&lt;br /&gt;
|-&lt;br /&gt;
| estimate || 예측하다&lt;br /&gt;
|-&lt;br /&gt;
| evenly || 균일하게&lt;br /&gt;
|-&lt;br /&gt;
| evidence || 증거&lt;br /&gt;
|-&lt;br /&gt;
| excessive || 과도한&lt;br /&gt;
|-&lt;br /&gt;
| exhaustive enumeration || 완결 열거&lt;br /&gt;
|-&lt;br /&gt;
| gain || 이익&lt;br /&gt;
|-&lt;br /&gt;
| gate || 게이트&lt;br /&gt;
|-&lt;br /&gt;
| gate array || 게이트 배열&lt;br /&gt;
|-&lt;br /&gt;
| gate sizing || 게이트 크기조절&lt;br /&gt;
|-&lt;br /&gt;
| ground || 접지&lt;br /&gt;
|-&lt;br /&gt;
| fab, fabrication || 팹, 제작&lt;br /&gt;
|-&lt;br /&gt;
| fake || 가짜의&lt;br /&gt;
|-&lt;br /&gt;
| fanin || 팬인&lt;br /&gt;
|-&lt;br /&gt;
| fanout || 팬아웃&lt;br /&gt;
|-&lt;br /&gt;
| feedthrough cell || 관통 셀&lt;br /&gt;
|-&lt;br /&gt;
| fixed die || 고정 다이&lt;br /&gt;
|-&lt;br /&gt;
| flip-flop || 플립플롭&lt;br /&gt;
|-&lt;br /&gt;
| floorplanning || 플로우플랜&lt;br /&gt;
|-&lt;br /&gt;
| floorplan sizing || 프로우플랜 크기조절&lt;br /&gt;
|-&lt;br /&gt;
| flow || 흐름&lt;br /&gt;
|-&lt;br /&gt;
| force-directed || 힘균형에 의한&lt;br /&gt;
|-&lt;br /&gt;
| FIFO (first-in first-out) || 선입선출&lt;br /&gt;
|-&lt;br /&gt;
| FPGA (field-programmable gate array), PLD (programmable logic device) || 현장 프로그래머블 게이트 어레이, 설계 가능 논리 소자&lt;br /&gt;
|-&lt;br /&gt;
| full-chip routing || 칩-전체 배선&lt;br /&gt;
|-&lt;br /&gt;
| grid || 격자&lt;br /&gt;
|-&lt;br /&gt;
| hard block || 하드 블록&lt;br /&gt;
|-&lt;br /&gt;
| hardware || 하드웨어&lt;br /&gt;
|-&lt;br /&gt;
| height || 높이&lt;br /&gt;
|-&lt;br /&gt;
| hill-climbing (an optimization approach) || 언덕오르기&lt;br /&gt;
|-&lt;br /&gt;
| hold constraints || 홀드 제약 조건&lt;br /&gt;
|-&lt;br /&gt;
| HPWL || 주위 둘레 반의 선 길이&lt;br /&gt;
|-&lt;br /&gt;
| IC layout || 집적회로 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| inaccuracy || 부정확&lt;br /&gt;
|-&lt;br /&gt;
| increase || 증가&lt;br /&gt;
|-&lt;br /&gt;
| intersect || 가로자르다&lt;br /&gt;
|-&lt;br /&gt;
| insulator || 절연체&lt;br /&gt;
|-&lt;br /&gt;
| interconnect || 연결선&lt;br /&gt;
|-&lt;br /&gt;
| intrinsic delay ||  고유 지연시간&lt;br /&gt;
|-&lt;br /&gt;
| ITRS (the International Technology Roadmap for Semiconductors) || 반도체의 국제 기술 로드맵&lt;br /&gt;
|-&lt;br /&gt;
| layer assignment (for a route) || 층 배정&lt;br /&gt;
|-&lt;br /&gt;
| layout optimizations || 레이아웃 최적화들&lt;br /&gt;
|-&lt;br /&gt;
| latch || 래치&lt;br /&gt;
|-&lt;br /&gt;
| layout || 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| leakage || 누설&lt;br /&gt;
|-&lt;br /&gt;
| length || 길이&lt;br /&gt;
|-&lt;br /&gt;
| light ||  경량의&lt;br /&gt;
|-&lt;br /&gt;
| lock || 잠금&lt;br /&gt;
|-&lt;br /&gt;
| longest path || 가장 긴 경로&lt;br /&gt;
|-&lt;br /&gt;
| lookup table || 참조표&lt;br /&gt;
|-&lt;br /&gt;
| loop || 순환&lt;br /&gt;
|-&lt;br /&gt;
| Manhattan distance, L1-distance || 맨해턴-기반 거리, L1-기반 거리&lt;br /&gt;
|-&lt;br /&gt;
| mask (photomask) || 마스크(포토마스크) &lt;br /&gt;
|-&lt;br /&gt;
| mask generation || 마스크 생성&lt;br /&gt;
|-&lt;br /&gt;
| matching || 매칭&lt;br /&gt;
|-&lt;br /&gt;
| merge || 합치다&lt;br /&gt;
|-&lt;br /&gt;
| mesh || 그물구조&lt;br /&gt;
|-&lt;br /&gt;
| method of means and medians || 평균과 중간값에 의한 방법&lt;br /&gt;
|-&lt;br /&gt;
| min-cut placement || 최소컷 배치&lt;br /&gt;
|-&lt;br /&gt;
| minimum least squares || 최소 &lt;br /&gt;
|-&lt;br /&gt;
| move-based optimization || 이주-기반 최적화&lt;br /&gt;
|-&lt;br /&gt;
| move gain || 이주 이익&lt;br /&gt;
|-&lt;br /&gt;
| multistage optimization || 다단계 최적화&lt;br /&gt;
|-&lt;br /&gt;
| negligible || 무시할 정도의&lt;br /&gt;
|-&lt;br /&gt;
| negotiated congestion routing || 협상된 밀집도 배선&lt;br /&gt;
|-&lt;br /&gt;
| netlist || 넷리스트&lt;br /&gt;
|-&lt;br /&gt;
| netlist restructuring || 넷리스트 재구성하기&lt;br /&gt;
|-&lt;br /&gt;
| network || 네트워크&lt;br /&gt;
|-&lt;br /&gt;
| noise || 잡음&lt;br /&gt;
|-&lt;br /&gt;
| nonintersecting routes || 교차하지 않는 경로&lt;br /&gt;
|-&lt;br /&gt;
| nonoverlapping blocks || 겹치지 않는 블록들&lt;br /&gt;
|-&lt;br /&gt;
| nonslicing floorplan || 비슬라이싱 플로어플랜&lt;br /&gt;
|-&lt;br /&gt;
| nonuniform || 불균일의&lt;br /&gt;
|-&lt;br /&gt;
| offset || 옵셋&lt;br /&gt;
|-&lt;br /&gt;
| ordering || 순서 정하기&lt;br /&gt;
|-&lt;br /&gt;
| overlap || 겹치다&lt;br /&gt;
|-&lt;br /&gt;
| over-the-cell routing || 셀 위로의 배선&lt;br /&gt;
|-&lt;br /&gt;
| pad || 패드&lt;br /&gt;
|-&lt;br /&gt;
| partial derivative || 부분 미분&lt;br /&gt;
|-&lt;br /&gt;
| pass (in algorithms) || 단계 (패스)&lt;br /&gt;
|-&lt;br /&gt;
| path ||  경로&lt;br /&gt;
|-&lt;br /&gt;
| pattern || 패턴&lt;br /&gt;
|-&lt;br /&gt;
| pattern routing || 패턴 배선&lt;br /&gt;
|-&lt;br /&gt;
| partition || 분할&lt;br /&gt;
|-&lt;br /&gt;
| PCB (printed circuit board) || 인쇄회로기판&lt;br /&gt;
|-&lt;br /&gt;
| performance constraints || 성능제약조건들&lt;br /&gt;
|-&lt;br /&gt;
| performance optimization || 수행능력 최적화, 성능 최적화&lt;br /&gt;
|-&lt;br /&gt;
| per-unit resistance (capacitance) || 단위 저항 (전하) (전하용량)&lt;br /&gt;
|-&lt;br /&gt;
| pin || 핀&lt;br /&gt;
|-&lt;br /&gt;
| pin assignment || 핀 배정&lt;br /&gt;
|-&lt;br /&gt;
| pin ordering || 핀 순서 정하기&lt;br /&gt;
|-&lt;br /&gt;
| placement || 배치&lt;br /&gt;
|-&lt;br /&gt;
| primary inputs (outputs) || 주요 입력들 (출력들)&lt;br /&gt;
|-&lt;br /&gt;
| pole ||  극, 폴&lt;br /&gt;
|-&lt;br /&gt;
| polygon || 다각형&lt;br /&gt;
|-&lt;br /&gt;
| power || 전력&lt;br /&gt;
|-&lt;br /&gt;
| power consumption || 전력 소비&lt;br /&gt;
|-&lt;br /&gt;
| power network || 전원 네트워크 &lt;br /&gt;
|-&lt;br /&gt;
| process variation || 공정 변이&lt;br /&gt;
|-&lt;br /&gt;
| proximity || 근접&lt;br /&gt;
|-&lt;br /&gt;
| queue || 큐&lt;br /&gt;
|-&lt;br /&gt;
| rectangle || 사각형&lt;br /&gt;
|-&lt;br /&gt;
| reduce || 줄이다&lt;br /&gt;
|-&lt;br /&gt;
| refinement (of a clustered graph) (different from partition refinement) || 세밀화&lt;br /&gt;
|-&lt;br /&gt;
| remove || 제거하다&lt;br /&gt;
|-&lt;br /&gt;
| restructuring || 재구성하기&lt;br /&gt;
|-&lt;br /&gt;
| repeater || 리피터&lt;br /&gt;
|-&lt;br /&gt;
| required arrival time (RAT) || 요구도착시간, 도착 요구시간&lt;br /&gt;
|-&lt;br /&gt;
| reset || 재설정, 리셋, 초기화&lt;br /&gt;
|-&lt;br /&gt;
| resistance || 저항&lt;br /&gt;
|-&lt;br /&gt;
| resolution enhancement technique (RET) || 해상도 향상 기법&lt;br /&gt;
|-&lt;br /&gt;
| rip-up and reroute || 해체후 재배선&lt;br /&gt;
|-&lt;br /&gt;
| routing || 배선&lt;br /&gt;
|-&lt;br /&gt;
| routing congestion || 배선 밀집도&lt;br /&gt;
|-&lt;br /&gt;
| routing pitch || 배선 피치&lt;br /&gt;
|-&lt;br /&gt;
| routing track || 배선 트랙&lt;br /&gt;
|-&lt;br /&gt;
| row-based layout || 행-기반 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| runtime || 수행시간&lt;br /&gt;
|-&lt;br /&gt;
| scale || 규모&lt;br /&gt;
|-&lt;br /&gt;
| schedule || 스케쥴&lt;br /&gt;
|-&lt;br /&gt;
| segment || 부분, 세그먼트, 분절&lt;br /&gt;
|-&lt;br /&gt;
| semiconductor wafer || 반도체 웨이퍼&lt;br /&gt;
|-&lt;br /&gt;
| sequential circuit || 순서회로, 혹은 순차회로&lt;br /&gt;
|-&lt;br /&gt;
| set || 집합&lt;br /&gt;
|-&lt;br /&gt;
| setup constraints || 셋업 제약조건&lt;br /&gt;
|-&lt;br /&gt;
| shallow || 얕은 &lt;br /&gt;
|-&lt;br /&gt;
| shape || 형태&lt;br /&gt;
|-&lt;br /&gt;
| short-circuit || 단락&lt;br /&gt;
|-&lt;br /&gt;
| shortest-path tree || 최단경로 트리&lt;br /&gt;
|-&lt;br /&gt;
| signal net || 신호 선&lt;br /&gt;
|-&lt;br /&gt;
| signal integrity || 신호 무결성&lt;br /&gt;
|-&lt;br /&gt;
| signoff || 사인오프&lt;br /&gt;
|-&lt;br /&gt;
| skew || 어긋남&lt;br /&gt;
|-&lt;br /&gt;
| slew rate || 증가속도&lt;br /&gt;
|-&lt;br /&gt;
| slicing floorplan || 슬라이싱 플로어플랜&lt;br /&gt;
|-&lt;br /&gt;
| simulated annealing || 모의 담금질&lt;br /&gt;
|-&lt;br /&gt;
| single-trunk tree || 단일-줄기 트리&lt;br /&gt;
|-&lt;br /&gt;
| sizing || 크기조정&lt;br /&gt;
|-&lt;br /&gt;
| snaking || 스네이킹&lt;br /&gt;
|-&lt;br /&gt;
| soft block || 소프트 블록&lt;br /&gt;
|-&lt;br /&gt;
| spanning tree || 스패닝 트리&lt;br /&gt;
|-&lt;br /&gt;
| sparse || 희박한&lt;br /&gt;
|-&lt;br /&gt;
| specific ||  특정의&lt;br /&gt;
|-&lt;br /&gt;
| square || 제곱, 사각형&lt;br /&gt;
|-&lt;br /&gt;
| stage || 단계&lt;br /&gt;
|-&lt;br /&gt;
| standard cell ||  표준셀&lt;br /&gt;
|-&lt;br /&gt;
| successive (over)relaxation || 연속적인 이완&lt;br /&gt;
|-&lt;br /&gt;
| switchbox || 스위치박스&lt;br /&gt;
|-&lt;br /&gt;
| tapeout (of a chip) || 테이프-아웃&lt;br /&gt;
|-&lt;br /&gt;
| target || 목표&lt;br /&gt;
|-&lt;br /&gt;
| technology node || 테크놀러지 노드&lt;br /&gt;
|-&lt;br /&gt;
| termination || 종료&lt;br /&gt;
|-&lt;br /&gt;
| thickness || 두께&lt;br /&gt;
|-&lt;br /&gt;
| timing slack || 타이밍 여유분&lt;br /&gt;
|-&lt;br /&gt;
| timing-driven placement/routing || 타이밍 주도의 배치/배선&lt;br /&gt;
|-&lt;br /&gt;
| top-down || 하향식&lt;br /&gt;
|-&lt;br /&gt;
| total length || 총 길이&lt;br /&gt;
|-&lt;br /&gt;
| tradeoff || 균형, 상반관계&lt;br /&gt;
|-&lt;br /&gt;
| transition time || 천이시간&lt;br /&gt;
|-&lt;br /&gt;
| traversal || 순회&lt;br /&gt;
|-&lt;br /&gt;
| trial placement/routing || 배치/배선 시도&lt;br /&gt;
|-&lt;br /&gt;
| try || 시도(하다)&lt;br /&gt;
|-&lt;br /&gt;
| uniform || 균일한&lt;br /&gt;
|-&lt;br /&gt;
| undirected graph || 무방향 그래프&lt;br /&gt;
|-&lt;br /&gt;
| unroll || 펼치다&lt;br /&gt;
|-&lt;br /&gt;
| update || 수정하다&lt;br /&gt;
|-&lt;br /&gt;
| upstream || 선행&lt;br /&gt;
|-&lt;br /&gt;
| variable die || 가변 다이&lt;br /&gt;
|-&lt;br /&gt;
| via || 비아&lt;br /&gt;
|-&lt;br /&gt;
| violation || 위반&lt;br /&gt;
|-&lt;br /&gt;
| voltage || 전압&lt;br /&gt;
|-&lt;br /&gt;
| wafer || 웨이퍼&lt;br /&gt;
|-&lt;br /&gt;
| width || 너비&lt;br /&gt;
|-&lt;br /&gt;
| VLSI (very-large system integration) || 초대규모집적회로&lt;br /&gt;
|-&lt;br /&gt;
| VDD || 양극 공급전압&lt;br /&gt;
|-&lt;br /&gt;
| VSS || VSS, 음극 공급전압, 그라운드&lt;br /&gt;
|-&lt;br /&gt;
| yield || 수율&lt;br /&gt;
|-&lt;br /&gt;
| ZSA (zero-slack algorithm) || 제로-슬랙 알고리즘&lt;br /&gt;
|-&lt;br /&gt;
| ZST (zero-skew tree) || 제로-스큐 트리&lt;br /&gt;
|}&lt;/div&gt;</summary>
		<author><name>MCKim</name></author>	</entry>

	<entry>
		<id>http://photon.eecs.umich.edu/wiki/index.php/Korean</id>
		<title>Korean</title>
		<link rel="alternate" type="text/html" href="http://photon.eecs.umich.edu/wiki/index.php/Korean"/>
				<updated>2013-08-04T03:28:24Z</updated>
		
		<summary type="html">&lt;p&gt;MCKim: &lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;&lt;br /&gt;
Back to [[Glossary|Other Languages]]&lt;br /&gt;
&lt;br /&gt;
{| class=&amp;quot;wikitable sortable&amp;quot;&lt;br /&gt;
|-&lt;br /&gt;
! English terms !! Korean terms&lt;br /&gt;
|-&lt;br /&gt;
| acceptance criterion  || 인정 기준&lt;br /&gt;
|-&lt;br /&gt;
| actual arrival time (AAT) || 실제 도착시간&lt;br /&gt;
|-&lt;br /&gt;
| adjacent || 인접한&lt;br /&gt;
|-&lt;br /&gt;
| admissible function || 허용 함수&lt;br /&gt;
|-&lt;br /&gt;
| alignment || 정렬&lt;br /&gt;
|-&lt;br /&gt;
| aspect ratio || 형상비&lt;br /&gt;
|-&lt;br /&gt;
| ASIC (application-specific integrated circuit) || 주문형반도체&lt;br /&gt;
|-&lt;br /&gt;
| bidirectional || 양방향의&lt;br /&gt;
|-&lt;br /&gt;
| big-oh || 빅오&lt;br /&gt;
|-&lt;br /&gt;
| bipartite graph || 이분 그래프&lt;br /&gt;
|-&lt;br /&gt;
| bottleneck || 병목&lt;br /&gt;
|-&lt;br /&gt;
| bottom-up || 상향식&lt;br /&gt;
|-&lt;br /&gt;
| bounding box || 바운딩 박스&lt;br /&gt;
|-&lt;br /&gt;
| breadth-first search (BFS) || 넓이 우선 탐색&lt;br /&gt;
|-&lt;br /&gt;
| buffer insertion, buffering || 버퍼 삽임, 버퍼링&lt;br /&gt;
|-&lt;br /&gt;
| capacitive load || 정전 용량 부하&lt;br /&gt;
|-&lt;br /&gt;
| capacity || 정전 용량&lt;br /&gt;
|-&lt;br /&gt;
| capacitance (capacitive) shielding || 정전기 가리기&lt;br /&gt;
|-&lt;br /&gt;
| channel || 채널&lt;br /&gt;
|-&lt;br /&gt;
| chip die || 칩다이&lt;br /&gt;
|-&lt;br /&gt;
| clique || 크릭&lt;br /&gt;
|-&lt;br /&gt;
| clock cycle, period || 클락 사이클, 주기&lt;br /&gt;
|-&lt;br /&gt;
| clock tree || 클락 트리&lt;br /&gt;
|-&lt;br /&gt;
| clock skew || 클락 스큐&lt;br /&gt;
|-&lt;br /&gt;
| CMOS (complementary metal oxide semiconductor) || 상보형금속산화반도체&lt;br /&gt;
|-&lt;br /&gt;
| combinational circuit || 조합 회로&lt;br /&gt;
|- &lt;br /&gt;
| combinatorial optimization || 조합 최적화&lt;br /&gt;
|-&lt;br /&gt;
| communication ||  통신&lt;br /&gt;
|-&lt;br /&gt;
| conditioning number || 조건 수치&lt;br /&gt;
|-&lt;br /&gt;
| conductor || 도체&lt;br /&gt;
|-&lt;br /&gt;
| congestion || 밀집도&lt;br /&gt;
|-&lt;br /&gt;
| congestion-driven || 밀집도-주도의&lt;br /&gt;
|-&lt;br /&gt;
| conjugate gradients || 켤레 구배법&lt;br /&gt;
|-&lt;br /&gt;
| constraint || 제약조건&lt;br /&gt;
|-&lt;br /&gt;
| converter || 변환기&lt;br /&gt;
|-&lt;br /&gt;
| convex || 볼록&lt;br /&gt;
|-&lt;br /&gt;
| correction || 교정&lt;br /&gt;
|-&lt;br /&gt;
| coupling capacitance || 커플링 정전용량&lt;br /&gt;
|-&lt;br /&gt;
| critical ||  심각한, 임계&lt;br /&gt;
|-&lt;br /&gt;
| crosstalk noise || 누화 잡음&lt;br /&gt;
|-&lt;br /&gt;
| current || 전류&lt;br /&gt;
|-&lt;br /&gt;
| curve || 곡선&lt;br /&gt;
|-&lt;br /&gt;
| data point (in a data set) || 데이터 포인트 &lt;br /&gt;
|-&lt;br /&gt;
| delay budgeting || 지연시간 허용량&lt;br /&gt;
|-&lt;br /&gt;
| delay (fall delay / rise delay) || 지연시간 (신호 하강 지연시간 / 신호 상승 지연시간)&lt;br /&gt;
|-&lt;br /&gt;
| density || 밀도&lt;br /&gt;
|-&lt;br /&gt;
| depth-first search (DFS) || 깊이-우선 탐색&lt;br /&gt;
|-&lt;br /&gt;
| derivative || 미분&lt;br /&gt;
|-&lt;br /&gt;
| design flow || 설계 흐름&lt;br /&gt;
|-&lt;br /&gt;
| design productivity crisis || 설계 생산성 위기&lt;br /&gt;
|-&lt;br /&gt;
| design rule || 설계 규칙&lt;br /&gt;
|-&lt;br /&gt;
| diamond || 다이아몬드&lt;br /&gt;
|-&lt;br /&gt;
| die || 다이&lt;br /&gt;
|-&lt;br /&gt;
| digital || 디지털&lt;br /&gt;
|-&lt;br /&gt;
| directed graph || 방향성 그래프&lt;br /&gt;
|-&lt;br /&gt;
| distribution || 배분&lt;br /&gt;
|-&lt;br /&gt;
| detour || 우회&lt;br /&gt;
|-&lt;br /&gt;
| driver || 구동기&lt;br /&gt;
|-&lt;br /&gt;
| driven (sink, pin) ||  구동된&lt;br /&gt;
|-&lt;br /&gt;
| dogleg || 도그레그&lt;br /&gt;
|-&lt;br /&gt;
| downsizing || 크기 줄이기&lt;br /&gt;
|-&lt;br /&gt;
| downstream || 다운스트림&lt;br /&gt;
|-&lt;br /&gt;
| EDA (electronic design automation) || 전자설계 자동화&lt;br /&gt;
|-&lt;br /&gt;
| edge || 간선&lt;br /&gt;
|-&lt;br /&gt;
| embedding || 내포된&lt;br /&gt;
|-&lt;br /&gt;
| engine || 엔진&lt;br /&gt;
|-&lt;br /&gt;
| estimate || 예측하다&lt;br /&gt;
|-&lt;br /&gt;
| evenly || 균일하게&lt;br /&gt;
|-&lt;br /&gt;
| evidence || 증거&lt;br /&gt;
|-&lt;br /&gt;
| excessive || 과도한&lt;br /&gt;
|-&lt;br /&gt;
| exhaustive enumeration || 완결 열거&lt;br /&gt;
|-&lt;br /&gt;
| gain || 이익&lt;br /&gt;
|-&lt;br /&gt;
| gate || 게이트&lt;br /&gt;
|-&lt;br /&gt;
| gate array || 게이트 배열&lt;br /&gt;
|-&lt;br /&gt;
| gate sizing || 게이트 크기조절&lt;br /&gt;
|-&lt;br /&gt;
| ground || 접지&lt;br /&gt;
|-&lt;br /&gt;
| fab, fabrication || 팹, 제작&lt;br /&gt;
|-&lt;br /&gt;
| fake || 가짜의&lt;br /&gt;
|-&lt;br /&gt;
| fanin || 팬인&lt;br /&gt;
|-&lt;br /&gt;
| fanout || 팬아웃&lt;br /&gt;
|-&lt;br /&gt;
| feedthrough cell || 관통 셀&lt;br /&gt;
|-&lt;br /&gt;
| fixed die || 고정 다이&lt;br /&gt;
|-&lt;br /&gt;
| flip-flop || 플립플롭&lt;br /&gt;
|-&lt;br /&gt;
| floorplanning || 플로우플랜&lt;br /&gt;
|-&lt;br /&gt;
| floorplan sizing || 프로우플랜 크기조절&lt;br /&gt;
|-&lt;br /&gt;
| flow || 흐름&lt;br /&gt;
|-&lt;br /&gt;
| force-directed || 힘균형에 의한&lt;br /&gt;
|-&lt;br /&gt;
| FIFO (first-in first-out) || 선입선출&lt;br /&gt;
|-&lt;br /&gt;
| FPGA (field-programmable gate array), PLD (programmable logic device) || 현장 프로그래머블 게이트 어레이, 설계 가능 논리 소자&lt;br /&gt;
|-&lt;br /&gt;
| full-chip routing || 칩-전체 배선&lt;br /&gt;
|-&lt;br /&gt;
| grid || 격자&lt;br /&gt;
|-&lt;br /&gt;
| hard block || 하드 블록&lt;br /&gt;
|-&lt;br /&gt;
| hardware || 하드웨어&lt;br /&gt;
|-&lt;br /&gt;
| height || 높이&lt;br /&gt;
|-&lt;br /&gt;
| hill-climbing (an optimization approach) || 언덕오르기&lt;br /&gt;
|-&lt;br /&gt;
| hold constraints || 홀드 제약 조건&lt;br /&gt;
|-&lt;br /&gt;
| HPWL || 주위 둘레 반의 선 길이&lt;br /&gt;
|-&lt;br /&gt;
| IC layout || 집적회로 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| inaccuracy || 부정확&lt;br /&gt;
|-&lt;br /&gt;
| increase || 증가&lt;br /&gt;
|-&lt;br /&gt;
| intersect || 가로자르다&lt;br /&gt;
|-&lt;br /&gt;
| insulator || 절연체&lt;br /&gt;
|-&lt;br /&gt;
| interconnect || 연결선&lt;br /&gt;
|-&lt;br /&gt;
| intrinsic delay ||  고유 지연시간&lt;br /&gt;
|-&lt;br /&gt;
| ITRS (the International Technology Roadmap for Semiconductors) || 반도체의 국제 기술 로드맵&lt;br /&gt;
|-&lt;br /&gt;
| layer assignment (for a route) || 층 배정&lt;br /&gt;
|-&lt;br /&gt;
| layout optimizations || 레이아웃 최적화들&lt;br /&gt;
|-&lt;br /&gt;
| latch || 래치&lt;br /&gt;
|-&lt;br /&gt;
| layout || 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| leakage || 누설&lt;br /&gt;
|-&lt;br /&gt;
| length || 길이&lt;br /&gt;
|-&lt;br /&gt;
| light ||  경량의&lt;br /&gt;
|-&lt;br /&gt;
| lock || 잠금&lt;br /&gt;
|-&lt;br /&gt;
| longest path || 가장 긴 경로&lt;br /&gt;
|-&lt;br /&gt;
| lookup table || 참조표&lt;br /&gt;
|-&lt;br /&gt;
| loop || 순환&lt;br /&gt;
|-&lt;br /&gt;
| Manhattan distance, L1-distance || 맨해턴-기반 거리, L1-기반 거리&lt;br /&gt;
|-&lt;br /&gt;
| mask (photomask) || 마스크(포토마스크) &lt;br /&gt;
|-&lt;br /&gt;
| mask generation || 마스크 생성&lt;br /&gt;
|-&lt;br /&gt;
| matching || 매칭&lt;br /&gt;
|-&lt;br /&gt;
| merge || 합치다&lt;br /&gt;
|-&lt;br /&gt;
| mesh || 그물구조&lt;br /&gt;
|-&lt;br /&gt;
| method of means and medians || 평균과 중간값에 의한 방법&lt;br /&gt;
|-&lt;br /&gt;
| min-cut placement || 최소컷 배치&lt;br /&gt;
|-&lt;br /&gt;
| minimum least squares || 최소 &lt;br /&gt;
|-&lt;br /&gt;
| move-based optimization || 이주-기반 최적화&lt;br /&gt;
|-&lt;br /&gt;
| move gain || 이주 이익&lt;br /&gt;
|-&lt;br /&gt;
| multistage optimization || 다단계 최적화&lt;br /&gt;
|-&lt;br /&gt;
| negligible || 무시할 정도의&lt;br /&gt;
|-&lt;br /&gt;
| negotiated congestion routing || 협상된 밀집도 배선&lt;br /&gt;
|-&lt;br /&gt;
| netlist || 넷리스트&lt;br /&gt;
|-&lt;br /&gt;
| netlist restructuring || 넷리스트 재구성하기&lt;br /&gt;
|-&lt;br /&gt;
| network || 네트워크&lt;br /&gt;
|-&lt;br /&gt;
| noise || 잡음&lt;br /&gt;
|-&lt;br /&gt;
| nonintersecting routes || 교차하지 않는 경로&lt;br /&gt;
|-&lt;br /&gt;
| nonoverlapping blocks || 겹치지 않는 블록들&lt;br /&gt;
|-&lt;br /&gt;
| nonslicing floorplan || 비슬라이싱 플로어플랜&lt;br /&gt;
|-&lt;br /&gt;
| nonuniform || 불균일의&lt;br /&gt;
|-&lt;br /&gt;
| offset || 옵셋&lt;br /&gt;
|-&lt;br /&gt;
| ordering || 순서 정하기&lt;br /&gt;
|-&lt;br /&gt;
| overlap || 겹치다&lt;br /&gt;
|-&lt;br /&gt;
| over-the-cell routing || 셀 위로의 배선&lt;br /&gt;
|-&lt;br /&gt;
| pad || 패드&lt;br /&gt;
|-&lt;br /&gt;
| partial derivative || 부분 미분&lt;br /&gt;
|-&lt;br /&gt;
| pass (in algorithms) || 단계 (패스)&lt;br /&gt;
|-&lt;br /&gt;
| path ||  경로&lt;br /&gt;
|-&lt;br /&gt;
| pattern || 패턴&lt;br /&gt;
|-&lt;br /&gt;
| pattern routing || 패턴 배선&lt;br /&gt;
|-&lt;br /&gt;
| partition || 분할&lt;br /&gt;
|-&lt;br /&gt;
| PCB (printed circuit board) || 인쇄회로기판&lt;br /&gt;
|-&lt;br /&gt;
| performance constraints || 성능제약조건들&lt;br /&gt;
|-&lt;br /&gt;
| performance optimization || 수행능력 최적화, 성능 최적화&lt;br /&gt;
|-&lt;br /&gt;
| per-unit resistance (capacitance) || 단위 저항 (전하) (전하용량)&lt;br /&gt;
|-&lt;br /&gt;
| pin || 핀&lt;br /&gt;
|-&lt;br /&gt;
| pin assignment || 핀 배정&lt;br /&gt;
|-&lt;br /&gt;
| pin ordering || 핀 순서 정하기&lt;br /&gt;
|-&lt;br /&gt;
| placement || 배치&lt;br /&gt;
|-&lt;br /&gt;
| primary inputs (outputs) || 주요 입력들 (출력들)&lt;br /&gt;
|-&lt;br /&gt;
| pole ||  극, 폴&lt;br /&gt;
|-&lt;br /&gt;
| polygon || 다각형&lt;br /&gt;
|-&lt;br /&gt;
| power || 전력&lt;br /&gt;
|-&lt;br /&gt;
| power consumption || 전력 소비&lt;br /&gt;
|-&lt;br /&gt;
| power network || 전원 네트워크 &lt;br /&gt;
|-&lt;br /&gt;
| process variation || 공정 변이&lt;br /&gt;
|-&lt;br /&gt;
| proximity || 근접&lt;br /&gt;
|-&lt;br /&gt;
| queue || 큐&lt;br /&gt;
|-&lt;br /&gt;
| rectangle || 사각형&lt;br /&gt;
|-&lt;br /&gt;
| reduce || 줄이다&lt;br /&gt;
|-&lt;br /&gt;
| refinement (of a clustered graph) (different from partition refinement) || 세밀화&lt;br /&gt;
|-&lt;br /&gt;
| remove || 제거하다&lt;br /&gt;
|-&lt;br /&gt;
| restructuring || 재구성하기&lt;br /&gt;
|-&lt;br /&gt;
| repeater || 리피터&lt;br /&gt;
|-&lt;br /&gt;
| required arrival time (RAT) || 요구도착시간, 도착 요구시간&lt;br /&gt;
|-&lt;br /&gt;
| reset || 재설정, 리셋, 초기화&lt;br /&gt;
|-&lt;br /&gt;
| resistance || 저항&lt;br /&gt;
|-&lt;br /&gt;
| resolution enhancement technique (RET) || 해상도 향상 기법&lt;br /&gt;
|-&lt;br /&gt;
| rip-up and reroute || 해체후 재배선&lt;br /&gt;
|-&lt;br /&gt;
| routing || 배선&lt;br /&gt;
|-&lt;br /&gt;
| routing congestion || 배선 밀집도&lt;br /&gt;
|-&lt;br /&gt;
| routing pitch || 배선 피치&lt;br /&gt;
|-&lt;br /&gt;
| routing track || 배선 트랙&lt;br /&gt;
|-&lt;br /&gt;
| row-based layout || 행-기반 레이아웃&lt;br /&gt;
|-&lt;br /&gt;
| runtime || 수행시간&lt;br /&gt;
|-&lt;br /&gt;
| scale || 규모&lt;br /&gt;
|-&lt;br /&gt;
| schedule || 스케쥴&lt;br /&gt;
|-&lt;br /&gt;
| segment || 부분, 세그먼트, 분절&lt;br /&gt;
|-&lt;br /&gt;
| semiconductor wafer || 반도체 웨이퍼&lt;br /&gt;
|-&lt;br /&gt;
| sequential circuit || 순서회로, 혹은 순차회로&lt;br /&gt;
|-&lt;br /&gt;
| set || 집합&lt;br /&gt;
|-&lt;br /&gt;
| setup constraints || 셋업 제약조건&lt;br /&gt;
|-&lt;br /&gt;
| shallow || 얕은 &lt;br /&gt;
|-&lt;br /&gt;
| shape || 형태&lt;br /&gt;
|-&lt;br /&gt;
| short-circuit || 단락&lt;br /&gt;
|-&lt;br /&gt;
| shortest-path tree || 최단경로 트리&lt;br /&gt;
|-&lt;br /&gt;
| signal net || 신호 선&lt;br /&gt;
|-&lt;br /&gt;
| signal integrity || 신호 무결성&lt;br /&gt;
|-&lt;br /&gt;
| signoff || 사인오프&lt;br /&gt;
|-&lt;br /&gt;
| skew || 어긋남&lt;br /&gt;
|-&lt;br /&gt;
| slew rate || 증가속도&lt;br /&gt;
|-&lt;br /&gt;
| slicing floorplan || 슬라이싱 플로어플랜&lt;br /&gt;
|-&lt;br /&gt;
| simulated annealing || 모의 담금질&lt;br /&gt;
|-&lt;br /&gt;
| single-trunk tree || 단일-줄기 트리&lt;br /&gt;
|-&lt;br /&gt;
| sizing || 크기조정&lt;br /&gt;
|-&lt;br /&gt;
| snaking || 스네이킹&lt;br /&gt;
|-&lt;br /&gt;
| soft block || 소프트 블록&lt;br /&gt;
|-&lt;br /&gt;
| spanning tree || 스패닝 트리&lt;br /&gt;
|-&lt;br /&gt;
| sparse || 희박한&lt;br /&gt;
|-&lt;br /&gt;
| specific ||  특정의&lt;br /&gt;
|-&lt;br /&gt;
| square || 제곱, 사각형&lt;br /&gt;
|-&lt;br /&gt;
| stage || 단계&lt;br /&gt;
|-&lt;br /&gt;
| standard cell ||  표준셀&lt;br /&gt;
|-&lt;br /&gt;
| successive (over)relaxation || 연속적인 이완&lt;br /&gt;
|-&lt;br /&gt;
| switchbox || 스위치박스&lt;br /&gt;
|-&lt;br /&gt;
| tapeout (of a chip) || 테이프-아웃&lt;br /&gt;
|-&lt;br /&gt;
| target || 목표&lt;br /&gt;
|-&lt;br /&gt;
| technology node || 테크놀러지 노드&lt;br /&gt;
|-&lt;br /&gt;
| termination || 종료&lt;br /&gt;
|-&lt;br /&gt;
| thickness || 두께&lt;br /&gt;
|-&lt;br /&gt;
| timing slack || 타이밍 여유분&lt;br /&gt;
|-&lt;br /&gt;
| timing-driven placement/routing || 타이밍 주도의 배치/배선&lt;br /&gt;
|-&lt;br /&gt;
| top-down || 하향식&lt;br /&gt;
|-&lt;br /&gt;
| total length || 총 길이&lt;br /&gt;
|-&lt;br /&gt;
| tradeoff || 균형, 상반관계&lt;br /&gt;
|-&lt;br /&gt;
| transition time || 천이시간&lt;br /&gt;
|-&lt;br /&gt;
| traversal || 순회&lt;br /&gt;
|-&lt;br /&gt;
| trial placement/routing || 배치/배선 시도&lt;br /&gt;
|-&lt;br /&gt;
| try || 시도(하다)&lt;br /&gt;
|-&lt;br /&gt;
| uniform || 균일한&lt;br /&gt;
|-&lt;br /&gt;
| undirected graph || 무방향 그래프&lt;br /&gt;
|-&lt;br /&gt;
| unroll || 펼치다&lt;br /&gt;
|-&lt;br /&gt;
| update || 수정하다&lt;br /&gt;
|-&lt;br /&gt;
| upstream || 선행&lt;br /&gt;
|-&lt;br /&gt;
| variable die || 가변 다이&lt;br /&gt;
|-&lt;br /&gt;
| via || 비아&lt;br /&gt;
|-&lt;br /&gt;
| violation || 위반&lt;br /&gt;
|-&lt;br /&gt;
| voltage || 전압&lt;br /&gt;
|-&lt;br /&gt;
| wafer || 웨이퍼&lt;br /&gt;
|-&lt;br /&gt;
| width || 너비&lt;br /&gt;
|-&lt;br /&gt;
| VLSI (very-large system integration) || 초대규모집적회로&lt;br /&gt;
|-&lt;br /&gt;
| VDD || 양극 공급전압&lt;br /&gt;
|-&lt;br /&gt;
| VSS || VSS, 음극 공급전압, 그라운드&lt;br /&gt;
|-&lt;br /&gt;
| yield || 수율&lt;br /&gt;
|-&lt;br /&gt;
| ZSA (zero-slack algorithm) || 제로-슬랙 알고리즘&lt;br /&gt;
|-&lt;br /&gt;
| ZST (zero-skew tree) || 제로-스큐 트리&lt;br /&gt;
|}&lt;/div&gt;</summary>
		<author><name>MCKim</name></author>	</entry>

	</feed>